Nav
dc09fe77a8
Added TargetFamily in TDF scripts
2023-12-13 21:00:37 +00:00
Nav
e2ed0002bd
More TDF reformatting
2023-12-13 20:40:14 +00:00
Nav
0ed72979b8
Added single file support in TDF validation script
2023-12-13 20:34:37 +00:00
Nav
4e373ea45d
Tidying AVR8 TDFs
2023-12-13 20:33:41 +00:00
Nav
b5587d1e3c
Added target family attribute to AVR8 TDFs and renamed AVR family attribute to avr-family
2023-12-13 00:50:10 +00:00
Nav
5dd4af6705
Removed redundant MAKE_DIRECTORY call
2023-12-12 23:37:53 +00:00
Nav
41a6e0bbbd
Tidying
2023-12-12 23:25:29 +00:00
Nav
ec51a21846
- Began refactoring TDF build scripts
...
- Separated TDF validation and mapping generation
- Moving away from the JSON mapping file, to a generated header file containing the TDF mapping.
- Other bits of tidying
2023-12-12 23:19:21 +00:00
Nav
275885e6ec
Moved TargetFamily enum into separate header file
2023-12-12 19:02:54 +00:00
Nav
7924478145
Tidying TDF processing in preparation for RISC-V accomodation
2023-12-10 13:04:05 +00:00
Nav
7630baf51b
Implemented RiscVProgramInterface in WchLinkInterface
2023-12-09 18:22:32 +00:00
Nav
d6c3f8044a
Tidying
2023-12-08 23:04:13 +00:00
Nav
f4b30dbdf6
Added RiscVProgramInterface for RISC-V debug tools that are unable to program RISC-V targets via the debug interface
2023-12-08 23:04:04 +00:00
Nav
084eef1a30
Moved wMaxPacketSize retrieval to Usb::UsbDevice class.
...
And some other bits of tidying
2023-12-02 19:31:26 +00:00
Nav
eab1688b1a
Memory access commands should be LSB
2023-12-02 14:00:06 +00:00
Nav
c792f92493
Corrected hart discovery bug
2023-12-02 13:59:18 +00:00
Nav
c962c5e4ca
Tidying
2023-11-26 15:58:28 +00:00
Nav
17a72bf231
Implemented RiscV::writeMemory()
2023-11-26 15:58:18 +00:00
Nav
d6b216d51e
Send "end process" command to detach from target, upon deactivaition of WCH-Link debug tools
2023-11-26 00:41:45 +00:00
Nav
ddcb122137
Tidying
2023-11-25 23:19:38 +00:00
Nav
d88b828bad
Implemented RiscV::reset()
2023-11-25 21:19:57 +00:00
Nav
35fef9b41b
Moved abstract command construction outside of loop. Didn't need to be there. Improved efficiency
2023-11-25 19:39:34 +00:00
Nav
9743e9a719
Use post-increment function to increment address when reading memory in RiscV::readMemory()
2023-11-25 19:36:11 +00:00
Nav
32ea3cb960
Implemented RiscV::readMemory()
2023-11-25 19:09:53 +00:00
Nav
eda6fe0c7f
Enable/disable debug module on activation/deactivation of RISC-V targets
2023-11-25 19:08:40 +00:00
Nav
fa13bc2a99
Implemented RISC-V register reading/writing (only 32-bit registers are supported, for now)
2023-11-25 07:45:31 +00:00
Nav
2fc639fb14
Tidying
2023-11-25 07:44:50 +00:00
Nav
73b1328f9f
RISC-V general purpose register descriptors
2023-11-24 15:19:52 +00:00
Nav
fad19ce114
Implemented RiscV::getStackPointer()
2023-11-24 15:19:07 +00:00
Nav
3908ad6848
Switched to using underlying RegisterNumber type for RISC-V register numbers
2023-11-23 23:31:13 +00:00
Nav
c0531a00da
Implemented RISC-V setProgramCounter()
2023-11-23 19:44:08 +00:00
Nav
ba32e9baf9
Tidying
2023-11-23 17:53:50 +00:00
Nav
5d552e4e7c
Implemented RiscV getProgramCounter()
2023-11-23 16:42:02 +00:00
Nav
86d3709e46
Tidying
2023-11-23 16:35:09 +00:00
Nav
db7d735d68
Implemented RISC-V stepping
2023-11-23 16:34:35 +00:00
Nav
257c316369
RISC-V register access
2023-11-23 16:32:53 +00:00
Nav
522187382a
RISC-V abstract commands
2023-11-23 15:21:46 +00:00
Nav
776ce3c44d
Tidying
2023-11-23 13:53:12 +00:00
Nav
c1c9a0ceeb
RISC-V hart selection
2023-11-23 12:56:26 +00:00
Nav
c4dc3c89f5
Tidying
2023-11-22 22:44:03 +00:00
Nav
ad1261ebc8
Implemented RiscV::getState()
2023-11-22 00:53:51 +00:00
Nav
f3e9796772
Tidying
2023-11-22 00:38:49 +00:00
Nav
fc1fd22499
Made a start with RISC-V target implementation
2023-11-22 00:38:40 +00:00
Nav
d3c7cddb82
Added TargetFamily to TargetDescriptor and comparability check in AVR GDB debug server
2023-11-22 00:37:29 +00:00
Nav
0d5213c84c
RISC-V debug module register structs
2023-11-21 22:13:17 +00:00
Nav
42bcac6f12
Tidying
2023-11-21 22:04:34 +00:00
Nav
9e223f9f9f
Updated DebugTool interface and implemented getRiscVDebugInterface() for WCH-Link debug tools
2023-11-21 22:04:27 +00:00
Nav
826da3e921
Initial pass at a RiscVDebugInterface and implementation (for WCH-Link debug tools)
2023-11-21 21:40:40 +00:00
Nav
516892f7eb
Added Microchip namespace to EDBG debug tool classes
2023-11-18 23:50:42 +00:00
Nav
1600888624
Extract debug tool firmware version at startup
2023-11-18 23:15:11 +00:00
