Nav
|
73b1328f9f
|
RISC-V general purpose register descriptors
|
2023-11-24 15:19:52 +00:00 |
|
Nav
|
fad19ce114
|
Implemented RiscV::getStackPointer()
|
2023-11-24 15:19:07 +00:00 |
|
Nav
|
3908ad6848
|
Switched to using underlying RegisterNumber type for RISC-V register numbers
|
2023-11-23 23:31:13 +00:00 |
|
Nav
|
c0531a00da
|
Implemented RISC-V setProgramCounter()
|
2023-11-23 19:44:08 +00:00 |
|
Nav
|
ba32e9baf9
|
Tidying
|
2023-11-23 17:53:50 +00:00 |
|
Nav
|
5d552e4e7c
|
Implemented RiscV getProgramCounter()
|
2023-11-23 16:42:02 +00:00 |
|
Nav
|
86d3709e46
|
Tidying
|
2023-11-23 16:35:09 +00:00 |
|
Nav
|
db7d735d68
|
Implemented RISC-V stepping
|
2023-11-23 16:34:35 +00:00 |
|
Nav
|
257c316369
|
RISC-V register access
|
2023-11-23 16:32:53 +00:00 |
|
Nav
|
522187382a
|
RISC-V abstract commands
|
2023-11-23 15:21:46 +00:00 |
|
Nav
|
776ce3c44d
|
Tidying
|
2023-11-23 13:53:12 +00:00 |
|
Nav
|
c1c9a0ceeb
|
RISC-V hart selection
|
2023-11-23 12:56:26 +00:00 |
|
Nav
|
c4dc3c89f5
|
Tidying
|
2023-11-22 22:44:03 +00:00 |
|
Nav
|
ad1261ebc8
|
Implemented RiscV::getState()
|
2023-11-22 00:53:51 +00:00 |
|
Nav
|
fc1fd22499
|
Made a start with RISC-V target implementation
|
2023-11-22 00:38:40 +00:00 |
|
Nav
|
d3c7cddb82
|
Added TargetFamily to TargetDescriptor and comparability check in AVR GDB debug server
|
2023-11-22 00:37:29 +00:00 |
|
Nav
|
0d5213c84c
|
RISC-V debug module register structs
|
2023-11-21 22:13:17 +00:00 |
|
Nav
|
826da3e921
|
Initial pass at a RiscVDebugInterface and implementation (for WCH-Link debug tools)
|
2023-11-21 21:40:40 +00:00 |
|
Nav
|
ad2c709374
|
Corrected seg fault when deactivating an AVR8 target in the absence of an AVR8 debug interface.
|
2023-11-18 14:50:54 +00:00 |
|
Nav
|
9904d93314
|
Support for reserved hardware breakpoint (for stepping on AVR8 targets)
|
2023-09-23 21:50:04 +01:00 |
|
Nav
|
b38872e837
|
Program memory cache
|
2023-09-22 17:52:28 +01:00 |
|
Nav
|
b5df37ae9b
|
Removed TargetProgramCounter type alias
|
2023-09-21 00:40:30 +01:00 |
|
Nav
|
d7b59cac59
|
Support for hardware breakpoints
|
2023-09-20 23:43:29 +01:00 |
|
Nav
|
df5a141089
|
Tidying
|
2023-09-20 23:29:58 +01:00 |
|
Nav
|
ea33faf535
|
Tidying
|
2023-09-14 21:16:03 +01:00 |
|
Nav
|
c80984021b
|
Added 0xFFFF opcode as some AVRs treat it as an SBRS instruction.
Also some tidying
|
2023-09-14 21:10:57 +01:00 |
|
Nav
|
667b0327e8
|
Tidying
|
2023-09-10 18:33:23 +01:00 |
|
Nav
|
3203635397
|
Added AVR8 instruction mnemonic enum
|
2023-09-10 13:59:42 +01:00 |
|
Nav
|
20cbf14809
|
AVR8 opcode decoder
|
2023-09-10 01:18:53 +01:00 |
|
Nav
|
47f9ce0415
|
Tidying
|
2023-09-07 23:21:36 +01:00 |
|
Nav
|
586c11157c
|
Refactored byte item selection and highlighting in hex viewer
|
2023-08-24 17:25:28 +01:00 |
|
Nav
|
579b9a1f28
|
Updated TDF documentation
|
2023-08-20 15:48:39 +01:00 |
|
Nav
|
e6cafdb3cf
|
Adjusted TDF mapping to use paths relative to the resources directory
|
2023-08-20 15:34:44 +01:00 |
|
Nav
|
9a6e22e6c7
|
Corrected member initialisation order (addressing -Wreorder warnings)
|
2023-08-19 21:53:00 +01:00 |
|
Nav
|
f56fb72894
|
Added initial (untested) support for AVR16DD and AVR32DD targets
|
2023-08-13 16:24:43 +01:00 |
|
Nav
|
5896306f1a
|
Removed redundant 'Bloom' namespace from entire codebase
|
2023-08-13 15:47:51 +01:00 |
|
Nav
|
f3b64beaff
|
Added warning when RE EEPROM data being lost when preserveEeprom is disabled
|
2023-07-18 23:17:13 +01:00 |
|
Nav
|
216a1357b7
|
Moved programming mode requirement for fuse programming into EDBG driver, as it is specific to that driver
|
2023-07-18 23:17:13 +01:00 |
|
Nav
|
b4ec41c34a
|
Added additional check for the "NVM_FUSES" module, when locating fuses in AVR8 TDFs.
Also some tidying of peripheral register address offset extraction.
|
2023-07-18 23:17:13 +01:00 |
|
Nav
|
264cd83048
|
Corrected premature DWEN fuse bit management warning (regression from previous refactor)
|
2023-07-18 23:17:13 +01:00 |
|
Nav
|
1f90f21870
|
Refactored the preserveEeprom implementation to make use of the EESAVE fuse
|
2023-07-18 23:17:13 +01:00 |
|
Nav
|
6aca0731b2
|
Extract EESAVE fuse bit descriptor from AVR8 TDF
|
2023-07-18 23:17:13 +01:00 |
|
Nav
|
f3f0b504f3
|
Removed fuse type restriction when extracting fuse bit descriptors from AVR8 TDFs
|
2023-07-18 23:17:13 +01:00 |
|
Nav
|
df51da4479
|
Added AVR8 fuse enable strategy
|
2023-07-18 23:17:13 +01:00 |
|
Nav
|
ba03833325
|
Lots of tidying
- Removed generic `avr8` target
- Simplified AVR8 target construction
- Introduced register descriptor IDs
- Simplified GDB register mappings
- Simplified target interface contract
- Other bits of tidying
|
2023-07-18 23:16:06 +01:00 |
|
Nav
|
36ed2e9cb4
|
Fixed intersecting memory region detection bug
|
2023-07-18 21:56:41 +01:00 |
|
Nav
|
efeb5ad48c
|
Corrected "Unknown target family" error for new AVR EA targets.
|
2023-05-12 19:08:52 +01:00 |
|
Nav
|
c88dc35e4b
|
Included target ID verification in OCDEN fuse bit management
|
2023-05-08 13:04:26 +01:00 |
|
Nav
|
e65acaac99
|
Tidying
|
2023-05-07 17:10:29 +01:00 |
|
Nav
|
c7c49b7557
|
Added support for AVR64EA28, AVR64EA32 and AVR64EA48 targets
|
2023-05-07 16:53:31 +01:00 |
|