Commit Graph

300 Commits

Author SHA1 Message Date
Nav
e58bda3be1 Removing default constructor for TargetDescriptionFile out of the public scope 2021-10-31 11:36:28 +00:00
Nav
49cb5da872 Corrected memory descriptor address range for internal RAM on AVR8 targets 2021-10-31 11:36:28 +00:00
Nav
59fcb9c211 Loading TargetMemoryDescriptor for AVR8 targets 2021-10-31 11:36:28 +00:00
Nav
e7a30076d0 New TargetMemoryDescriptor struct 2021-10-31 11:36:28 +00:00
Nav
a3717bcffa Constructor for TargetMemoryAddressRange struct 2021-10-31 11:36:28 +00:00
Nav
356c06f4f3 Tidying lambdas 2021-10-31 11:36:28 +00:00
Nav
c4b8c97897 Corrected TDF class scope for init functions 2021-10-31 11:36:28 +00:00
Nav
6edfb7376a Tidied structure of all classes within the entire code base
Also some other small bits of tidying
2021-10-31 11:36:28 +00:00
Nav
600c7665f8 PDIP package variant for ATmega4809 target 2021-10-31 10:39:53 +00:00
Nav
508acf1c56 Tidying/consistency in lambda definitions 2021-10-03 02:03:54 +01:00
Nav
df6b94b0de Tidying/consistency of includes 2021-10-02 17:39:33 +01:00
Nav
ebfd97eae8 Tidying 2021-09-21 21:21:57 +01:00
Nav
1aa91a22dc Reduced size of TargetState enum 2021-09-21 21:12:53 +01:00
Nav
8b74b36842 Tidied caption attributes in AVR8 TDFs 2021-09-17 23:01:29 +01:00
Nav
39c95857e5 Replaced TargetIoPortsUpdated event with RegistersWrittenToTarget event 2021-09-12 23:28:16 +01:00
Nav
dca5b362b3 Created new register type for port registers 2021-09-12 23:26:56 +01:00
Nav
12a7d58b59 Triggering a registers written event when a memory range that contains a register is written to. 2021-09-11 20:42:44 +01:00
Nav
ab3d918815 Speciy memory type in target register descriptor 2021-09-11 18:52:39 +01:00
Nav
1bc881e9ae Included variant ID in target pin descriptor 2021-09-04 17:58:05 +01:00
Nav
d79977317d Honouring read/write flags in AVR8 TDFs 2021-08-30 22:32:40 +01:00
Nav
df1f3958c0 Ignoring AVR8 registers that are not in the data address space 2021-08-30 22:31:44 +01:00
Nav
3b458bd12d Use std::set instead of std::vector for TargetRegisterDescriptors 2021-08-30 22:23:27 +01:00
Nav
4c4bde45cf Fixed numerous bugs with hashing and sorting of TargetRegisterDescriptor objects
These became apparent when using some STL contains (map, set, etc)
2021-08-30 22:22:28 +01:00
Nav
a52d2271b3 Corrected register group extraction from AVR8 TDFs 2021-08-27 23:51:21 +01:00
Nav
ae1b0c000d Tidying 2021-08-22 20:58:54 +01:00
Nav
4b76a41076 Added < boolean operator overload for TargetRegisterDescriptors 2021-08-21 21:11:36 +01:00
Nav
c48de5247b Reduced TargetRegisterType enum size. 2021-08-19 22:10:07 +01:00
Nav
30ae552211 Removed obsolete class and tidied CMakeLists file 2021-08-08 13:59:22 +01:00
Nav
9e29c3b19a Removed target register descriptor ID 2021-08-07 18:09:12 +01:00
Nav
f4da255b75 Updated target register interface with more generic register access & manipulation functions 2021-08-07 17:28:54 +01:00
Nav
d709c8aac9 Retrieving AVR8 target registers and including them in the TargetDescriptor 2021-08-07 17:15:48 +01:00
Nav
8a048311ac Target register tidying 2021-07-20 19:21:18 +01:00
Nav
dccf77fdb0 Fixed bug with AVR8 target variant extraction from TDFs 2021-07-17 23:32:29 +01:00
Nav
41c98bc5ba Fixed bug with AVR8 output pin manipulation where GPIO CLEAR registers were not being set correctly.
When the GPIO CLEAR register is not the same as the SET register, there is
no need to read the value before setting the appropriate bit on the
CLEAR register. We were reading the value and *then* setting the
appropriate bit. The value we were reading had previous bits set (from previous
clear operations, I suspect), which we were not clearing (before
setting the appropriate bits). This was resulting in other GPIO pins
on the same PORT being cleared unexpectedly. Doh!
2021-07-17 01:57:13 +01:00
Nav
d8f53e4f9f Moved AVR8 TDF data extraction into AVR8 TDF class. 2021-07-06 20:07:41 +01:00
Nav
8145708851 Corrected issue with JTAG/debugWire AVR8 parameters including mapped IO memory address offset 2021-07-04 00:29:43 +01:00
Nav
aa6395a002 Corrected issue with byte order expectations for target registers.
This was the cause for that issue with GDB using the incorrect memory addresses for local variables, after the PC and SP had been changed.
Also renamed SP start address parameter to make the byte order of the register clear.
2021-07-02 01:34:17 +01:00
Nav
21bf197801 Tidying 2021-06-30 03:11:41 +01:00
Nav
e1962ba61a Included CPU register offset in stack pointer and status register addresses 2021-06-30 03:10:16 +01:00
Nav
18ba67534a Removed unused UPDI target params 2021-06-28 22:00:02 +01:00
Nav
cfd8326b6e Corrected bug with FUSES memory segment extraction from AVR8 TDFs 2021-06-28 21:59:47 +01:00
Nav
419fcbb2f0 Tidying 2021-06-27 21:33:08 +01:00
Nav
1971f0a89e Refactored AVR8 TDF loading
Refactored EDBG AVR8 target parameter uploading
Implemented UPDI parameter extraction (from TDF) and uploading to debug tool
Introduced supported physical interfaces in AVR8 TDFs
2021-06-27 20:09:15 +01:00
Nav
0931bc649f Decoupled AVR8 physical interface enum from EDBG protocol code 2021-06-26 04:30:01 +01:00
Nav
0433d6c351 Updated data size requirements for fields in TDF address space data structure 2021-06-26 03:47:58 +01:00
Nav
ad18ff94fa Extracting interfaces from TDFs 2021-06-26 03:47:23 +01:00
Nav
1f7907699f Sending target parameters to the debug tool before activation, for AVR8 targets 2021-06-26 03:46:37 +01:00
Nav
e7c026bd7a Corrected integer conversion in target parameter extraction routine. 2021-06-26 03:45:00 +01:00
Nav
656e48ca6d Added VDD pin identification for AVR8 targets 2021-06-26 03:43:50 +01:00
Nav
750bea9bd4 Included OCD base address value in TDFs for AVR8 targets that support UPDI. 2021-06-25 23:24:23 +01:00