Nav
1bb2214721
Tidying
2024-10-18 00:02:00 +01:00
Nav
9c1385a048
Deleted TDF documentation (don't have the capacity to maintain it ATM)
2024-10-18 00:01:21 +01:00
Nav
52171734d8
New WchRiscV target class
2024-10-12 23:16:16 +01:00
Nav
5c896bb2ca
Support for property groups in variant elements, in TDFs
2024-10-12 16:25:11 +01:00
Nav
4eeeaf7fa6
Reordered pads in AVR8 TDFs
2024-10-12 00:03:49 +01:00
Nav
9cfc171255
Added description member to TargetPeripheralDescriptor
2024-10-08 21:26:03 +01:00
Nav
9e4d10ae91
Tidying
2024-10-07 20:03:19 +01:00
Nav
248c51acc8
Renamed RiscVDebugInterface::clearAllBreakpoints() in preparation for separating HW breakpoints from SW breakpoints.
2024-10-07 20:02:39 +01:00
Nav
607a344107
Made TargetMemoryCache use TargetMemorySegmentDescriptor, as the base memory descriptor (instead of TargetMemoryAddressSpaceDescriptor).
...
Basing the memory cache on address spaces will result in large amounts of memory being unnecessarily reserved for large address spaces.
2024-10-07 00:14:39 +01:00
Nav
d71083c3f9
Tidying
2024-10-06 18:10:02 +01:00
Nav
ecd0f5b054
First pass at RISC-V hardware breakpoints (Trigger module)
2024-10-06 17:54:08 +01:00
Nav
7fc1145d4b
Moved reserveSteppingBreakpoint AVR8 config param to more generic TargetConfig struct
2024-10-06 17:09:06 +01:00
Nav
675b375da7
Removed non-alphanumeric characters from keys in TDFs
2024-10-05 02:18:20 +01:00
Nav
12ca84735f
Renamed USB pad keys in TDFs
2024-10-05 02:07:24 +01:00
Nav
d906f2f426
Added alternative flag to Signal element in TDFs
2024-10-04 23:45:16 +01:00
Nav
5b2b73eb9f
Renamed SCK ISP signal to SCLK, for consistency
2024-10-03 23:39:38 +01:00
Nav
ca498c64c2
Added SDI physical interface
2024-10-03 22:56:13 +01:00
Nav
af865d09e5
Added Signal elements to PhysicalInterface elements in TDFs
2024-10-03 22:45:24 +01:00
Nav
e522261991
Replaced group attribute with name attribute in Signal TDF element
2024-09-15 15:27:08 +01:00
Nav
df06757124
Activate target before calling Target::targetDescriptor()
2024-09-07 13:07:40 +01:00
Nav
cb9059c691
Tidying
2024-08-26 12:42:04 +01:00
Nav
4f9bb0ac3e
Target variant keys
2024-08-19 19:43:02 +01:00
Nav
2f6238e360
Tidying
2024-08-17 12:44:01 +01:00
Nav
c662e946ca
Updated application to code to accomodate changes to TDF format (new pad elements and changes to variant elements)
2024-08-16 23:02:35 +01:00
Nav
8ba29c258d
TDF and TDF script changes (application changes pending):
...
- Added new `pad` element to TDFs
- Refactored `pin` and `signal` elements to accommodate new `pad` element
- Improved validation of signal-to-pad relation in TDF validation script
- Added key attribute to `variant` element
- Removed `package` attribute from `variant` element
2024-08-13 22:17:49 +01:00
Nav
e4552581bf
Made resolving of pin type case-insensitive
2024-08-13 19:55:37 +01:00
Nav
f1c82ecd28
Made key and name attributes optional in register-group-instance TDF elements
...
Also removed the attribute from all instances of the element, where it wasn't necessary.
2024-08-13 19:54:05 +01:00
Nav
f3e2a5c8a5
Tidying AVR TDFs
2024-08-01 19:27:16 +01:00
Nav
8246c03d29
Removed reserved bit fields from AVR TDFs
2024-07-30 20:47:18 +01:00
Nav
3f88e2022c
Refactored descriptor ID generation and added IDs to peripherals, register groups and registers
2024-07-25 19:03:26 +01:00
Nav
dd80c254a2
Added postActivate() to the target interface, for outputting any target specific info after activation.
...
Removed the logging of the generic target ID from the TargetController
2024-07-23 21:36:07 +01:00
Nav
6cdbfbe950
Massive refactor to accommodate RISC-V targets
...
- Refactored entire codebase (excluding the Insight component) to accommodate multiple target architectures (no longer specific to AVR)
- Deleted 'generate SVD' GDB monitor command - I will eventually move this functionality to the Bloom website
- Added unit size property to address spaces
- Many other changes which I couldn't be bothered to describe here
2024-07-23 21:14:22 +01:00
Nav
9026601a2d
Corrected xoscsel bit field mask in XMEGA TDFs
2024-07-08 00:19:02 +01:00
Nav
4bb309a179
Refactored physical interfaces in TDFs and TDF scripts
2024-07-06 01:33:19 +01:00
Nav
48eeec67cc
Corrected production and user signature modules in some AVR8 XMEGA and ATMEGA TDFs - they contained descriptions of registers that do not exist on those targets
2024-06-05 19:32:19 +01:00
Nav
081d1e0bcd
Added executable flag to memory segments in TDFs
2024-04-29 20:25:36 +01:00
Nav
8324d30742
Added address space for the register file, in AVR8 targets, where the register file is not located in the data address space
2024-04-04 22:48:55 +01:00
Nav
ed54b0e726
Tidying
2024-03-29 16:31:14 +00:00
Nav
b9d537e924
Created EdbgAvr8Session struct and moved EDBG target info to it
2024-03-28 21:10:08 +00:00
Nav
ab19fc5a45
Moved AVR8 TDF class
2024-03-25 19:21:36 +00:00
Nav
07019fb358
Generate target descriptor from TDF
2024-03-21 15:04:09 +00:00
Nav
5d63b629e0
Began refactoring target descriptor structs.
...
This is incomplete - a partial commit of a substantial peice of work
2024-03-21 15:03:06 +00:00
Nav
6c82c4295a
Corrected return type of getRegisterGroup() member function in Module TDF struct
2024-03-20 21:28:05 +00:00
Nav
af815fba13
Added tryGetDeviceAttribute() member function to TDF class
2024-03-20 21:13:32 +00:00
Nav
0ee769c872
Used TargetRegisterAccess object in place of a string for Register TDF struct
2024-03-20 21:12:00 +00:00
Nav
af9a8304bd
Corrected return type of RegisterGroup::getSubgroup() member function
2024-03-17 13:54:19 +00:00
Nav
b94d76cb45
Added getIntersectingMemorySegmentDescriptors() member function to address space descriptor struct
2024-03-17 13:12:10 +00:00
Nav
6ca2f7681b
Moved TargetAddressSpaceDescriptor member functions to separate source file
2024-03-16 16:55:55 +00:00
Nav
11a714d4b6
Used TargetMemoryAddressRange in address space and memory segment descriptors
2024-03-16 16:23:13 +00:00
Nav
4675d1fddc
Added size() member function to TargeMemoryAddressRange
2024-03-16 16:21:43 +00:00
