Nav
a63dd1b4ef
Corrected architecture string in AVR8 TDFs
2024-11-27 20:02:43 +00:00
Nav
d613c9909b
Tidying
2024-11-26 21:01:25 +00:00
Nav
899cbc92c4
Made default value of reserveSteppingBreakpoint target config param vary across targets
2024-11-24 19:33:28 +00:00
Nav
7c647caa67
Refactored WCH-Link/RISC-V implementation to accommodate SW breakpoints and reduce complexity
2024-11-24 19:32:00 +00:00
Nav
dc87b92fb2
Tidying
2024-11-24 00:28:41 +00:00
Nav
71150163c4
Added abstract data register count check when identifying supported memory access strategies
2024-11-24 00:01:17 +00:00
Nav
e4e2bd1796
Added WCH-LinkE to Bloom's udev rules
2024-11-23 22:51:55 +00:00
Nav
775649c6e8
Tidying
2024-11-23 21:09:41 +00:00
Nav
282086eaa2
Tidied exceptions
2024-11-23 21:09:33 +00:00
Nav
9aef4be2f1
Added PostAttach command in WCH-Link interface.
...
Also some bits of tidying
2024-11-23 20:42:26 +00:00
Nav
d8131080ec
Implemented memory access via program buffer, in RISC-V debug translator
...
- Support for multiple memory access strategies (abstract commands and program buffer)
- Probing of memory access strategies
- Included `preferredMemoryAccessStrategy` debug translator config param
- Other bits of tidying in the RISC-V debug translator
2024-11-23 20:14:47 +00:00
Nav
e207440cd9
Renamed common header file
2024-11-18 21:11:54 +00:00
Nav
a574fe3461
Tidying
2024-11-17 18:19:11 +00:00
Nav
a3ed513b84
Fixed bug in EDBG driver that was resulting in program memory corruption when flashing the target with software breakpoints installed
2024-11-17 18:18:44 +00:00
Nav
5908b74cc1
Ignore duplicate hardware breakpoint insertions
2024-11-17 18:17:27 +00:00
Nav
f6819d35de
Tidying
2024-11-17 16:15:13 +00:00
Nav
c14aab0fc4
Fixed dangling reference bug that was resulting in invalid mapped_io segment in EDBG session object.
2024-11-17 13:13:15 +00:00
Nav
3009cdd951
Tidying
2024-11-16 21:50:04 +00:00
Nav
4147af618b
Move away from using const references of std::vector<unsigned char> for target memory buffers. Replaced with std::span<const unsigned char> (via TargetMemoryBufferSpan alias)
2024-11-16 21:49:49 +00:00
Nav
eebba986b5
RISC-V GDB server
2024-11-16 20:43:22 +00:00
Nav
26f4f8f90e
Tidying
2024-11-16 20:06:55 +00:00
Nav
07283a2dc7
Flash programming support for WCH-LinkE tool
2024-11-16 20:05:26 +00:00
Nav
0118306e30
Refactored UsbInterface::writeBulk member function to use std::span instead of std::vector
2024-11-16 19:58:07 +00:00
Nav
a7ee6cbae2
Refactored page alignment code in EDBG and RISC-V debug translator driver
2024-11-16 19:55:34 +00:00
Nav
8f61c5a839
Handled flash erase without subsequent flash write commands, in AVR GDB server
2024-11-16 18:54:28 +00:00
Nav
de02bf318c
Corrected HW breakpoint count bug in WchRiscV target
2024-11-06 20:06:55 +00:00
Nav
7662dec100
Tidying
2024-11-06 20:05:59 +00:00
Nav
285fc41c23
Corrected bug in EDBG driver memory access routines. It was incorrectly using the FUSES memory type when in debug mode (that memory type isn't available in debug mode, only program mode. Was causing a target reset).
2024-11-06 19:46:27 +00:00
Nav
24b41ca420
Added access property to Target
2024-11-02 22:34:42 +00:00
Nav
f0b7f3193c
Corrected string->int conversion bug in TargetPinDescriptor.
...
The `numericPosition` member should really be removed. Will revisit later.
2024-10-27 00:28:41 +01:00
Nav
4f166cc7d7
Tidying
2024-10-27 00:27:16 +01:00
Nav
e7b270a30c
Corrected bug in GDB server config (IP address param wasn't being validated properly)
2024-10-27 00:27:04 +01:00
Nav
623743995b
Made the EDBG CMSIS-DAP command delay optional for all debug tools, and disabled it by default.
...
The command delay was really choking Bloom's EDBG driver, causing a very noticeable drag on Bloom's performance. It's much faster with the command delay disabled.
There was a good reason for why I introduced this some time ago. Without it, some EDBG debug tools were misbehaving - I remember that for certain. But now, I cannot seem to reproduce these issues. Very odd.
If the issues do reappear, I may have to enable the command delay by default, again, for some debug tools.
For now, if any users experience issues, I'll just suggest they manually enable the command delay via their project config.
Also, I'm not going to document this new config option, as I would prefer the user to approach me if they experience issues as a result of this, so that I'll know if it needs revisiting.
2024-10-27 00:26:06 +01:00
Nav
4160d4259a
Corrected bug in EDBG driver, where we weren't waiting for a stopped event when we should have been
2024-10-27 00:02:00 +01:00
Nav
e82d59d190
Tidying
2024-10-26 19:27:16 +01:00
Nav
08af052ba9
Corrected bug in AVR GDB memory access command handlers, which allowed GDB to perform out-of-bounds accesses
2024-10-26 19:26:56 +01:00
Nav
cb8e5f1d24
Confirmed that GPR and IO memory segments to not come after the SRAM segment, on AVR8 targets
2024-10-26 19:24:08 +01:00
Nav
8cf96ba5df
Tidying
2024-10-26 17:19:00 +01:00
Nav
1db70be31e
Move AVR-specific GDB memory address translation to AvrGdbTargetDescriptor
2024-10-26 17:18:42 +01:00
Nav
b6cbdf5a0d
Changed AVR-GDB command packet class to a bare interface class
2024-10-26 16:19:05 +01:00
Nav
5be3ab4503
Tidying
2024-10-25 23:12:31 +01:00
Nav
9df41ccfc5
Made VCont step/continue command handlers generic (non-target-specific)
2024-10-25 23:12:04 +01:00
Nav
8be311cbc0
Refactored GDB server base class, making it a template class, allowing for much more flexibility for derived target-specific implementations
2024-10-25 22:22:25 +01:00
Nav
72d0c28d08
Fixed bug in assertion in RISC-V debug translator
2024-10-20 00:44:09 +01:00
Nav
4e28d3c488
Present register width as opposed to register byte size in new register access GDB monitor commands
2024-10-20 00:23:00 +01:00
Nav
a65be393be
Tidying
2024-10-19 23:11:22 +01:00
Nav
7a54632966
Implemented disabling of GDB packet acknowledgement, and disabled it by default. The new packetAcknowledgement debug server config param can be used to keep it enabled.
2024-10-19 23:10:34 +01:00
Nav
9b1489fbf2
Removed WchLinkVariant::UNKNOWN
2024-10-19 14:22:51 +01:00
Nav
00d6f5fb71
Corrected bug in RISC-V debug translator where a reset wasn't always keeping the target halted
2024-10-19 14:22:12 +01:00
Nav
1bb2214721
Tidying
2024-10-18 00:02:00 +01:00
