doryan/BloomPatched
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

More TDF reformatting

Browse Source
This commit is contained in:
Nav
2023-12-13 20:40:14 +00:00
parent 0ed72979b8
commit e2ed0002bd
260 changed files with 39840 additions and 110851 deletions
Download Patch File Download Diff File Expand all files Collapse all files

96
src/Targets/TargetDescriptionFiles/AVR8/XMEGA/ATXMEGA32A4.xml
View File

@@ -1,20 +1,15 @@
<?xml version="1.0" encoding="UTF-8"?>
<target-description-file>
<variants>
<variant ordercode="ATXMEGA32A4-AU" package="TQFP44" speedmax="32000000" pinout="QFP_QFN_44" tempmax="0"
tempmin="0" vccmax="3.6" vccmin="1.6"/>
<variant ordercode="ATXMEGA32A4-MH" package="VQFN44" speedmax="32000000" pinout="QFP_QFN_44" tempmax="0"
tempmin="0" vccmax="3.6" vccmin="1.6"/>
<variant ordercode="ATXMEGA32A4-AU" package="TQFP44" speedmax="32000000" pinout="QFP_QFN_44" tempmax="0" tempmin="0" vccmax="3.6" vccmin="1.6"/>
<variant ordercode="ATXMEGA32A4-MH" package="VQFN44" speedmax="32000000" pinout="QFP_QFN_44" tempmax="0" tempmin="0" vccmax="3.6" vccmin="1.6"/>
</variants>
<device name="ATxmega32A4" family="AVR8" architecture="AVR8_XMEGA" avr-family="AVR XMEGA">
<address-spaces>
<address-space name="prog" id="prog" start="0x0000" size="0x9000" endianness="little">
<memory-segment start="0x0000" size="0x8000" type="flash" rw="RW" exec="1" name="APP_SECTION"
pagesize="256"/>
<memory-segment start="0x07000" size="0x1000" type="flash" rw="RW" exec="1" name="APPTABLE_SECTION"
pagesize="256"/>
<memory-segment start="0x8000" size="0x1000" type="flash" rw="RW" exec="1" name="BOOT_SECTION"
pagesize="256"/>
<memory-segment start="0x0000" size="0x8000" type="flash" rw="RW" exec="1" name="APP_SECTION" pagesize="256"/>
<memory-segment start="0x07000" size="0x1000" type="flash" rw="RW" exec="1" name="APPTABLE_SECTION" pagesize="256"/>
<memory-segment start="0x8000" size="0x1000" type="flash" rw="RW" exec="1" name="BOOT_SECTION" pagesize="256"/>
</address-space>
<address-space name="data" id="data" start="0x0000" size="0x3000" endianness="little">
<memory-segment start="0x0000" size="0x1000" type="io" rw="RW" exec="0" name="IO"/>
@@ -22,8 +17,7 @@
<memory-segment start="0x2000" size="0x1000" type="ram" rw="RW" exec="0" name="INTERNAL_SRAM"/>
</address-space>
<address-space name="eeprom" id="eeprom" start="0x0000" size="0x0400">
<memory-segment start="0x0000" size="0x0400" type="eeprom" rw="RW" exec="0" name="EEPROM"
pagesize="32"/>
<memory-segment start="0x0000" size="0x0400" type="eeprom" rw="RW" exec="0" name="EEPROM" pagesize="32"/>
</address-space>
<address-space name="signatures" id="signatures" start="0x0000" size="0x0003">
<memory-segment start="0x0000" size="0x0003" type="signatures" rw="R" exec="0" name="SIGNATURES"/>
@@ -35,12 +29,10 @@
<memory-segment start="0x0000" size="0x0001" type="lockbits" rw="RW" exec="0" name="LOCKBITS"/>
</address-space>
<address-space name="user_signatures" id="user_signatures" start="0x0000" size="0x0100">
<memory-segment start="0x0000" size="0x0100" type="user_signatures" rw="RW" exec="0"
name="USER_SIGNATURES" pagesize="256"/>
<memory-segment start="0x0000" size="0x0100" type="user_signatures" rw="RW" exec="0" name="USER_SIGNATURES" pagesize="256"/>
</address-space>
<address-space name="prod_signatures" id="prod_signatures" start="0x0000" size="0x0034">
<memory-segment start="0x0000" size="0x0034" type="other" rw="R" exec="0" name="PROD_SIGNATURES"
pagesize="256"/>
<memory-segment start="0x0000" size="0x0034" type="other" rw="R" exec="0" name="PROD_SIGNATURES" pagesize="256"/>
</address-space>
</address-spaces>
<peripherals>
@@ -126,12 +118,10 @@
<register-group address-space="fuses" offset="0x00" name-in-module="NVM_FUSES" name="FUSE"/>
</instance>
<instance name="LOCKBIT">
<register-group address-space="lockbits" offset="0x00" name-in-module="NVM_LOCKBITS"
name="LOCKBIT"/>
<register-group address-space="lockbits" offset="0x00" name-in-module="NVM_LOCKBITS" name="LOCKBIT"/>
</instance>
<instance name="PROD_SIGNATURES">
<register-group address-space="prod_signatures" offset="0x00"
name-in-module="NVM_PROD_SIGNATURES" name="PROD_SIGNATURES"/>
<register-group address-space="prod_signatures" offset="0x00" name-in-module="NVM_PROD_SIGNATURES" name="PROD_SIGNATURES"/>
</instance>
</module>
<module name="AC" id="I6077">
@@ -427,8 +417,7 @@
</register>
<register caption="Prescaler Control Register" name="PSCTRL" offset="0x01" size="1">
<bitfield caption="Prescaler A Division Factor" mask="0x7C" name="PSADIV" values="CLK_PSADIV"/>
<bitfield caption="Prescaler B and C Division factor" mask="0x03" name="PSBCDIV"
values="CLK_PSBCDIV"/>
<bitfield caption="Prescaler B and C Division factor" mask="0x03" name="PSBCDIV" values="CLK_PSBCDIV"/>
</register>
<register caption="Lock register" name="LOCK" offset="0x02" size="1">
<bitfield caption="Clock System Lock" mask="0x01" name="LOCK"/>
@@ -558,16 +547,13 @@
<register caption="External Oscillator Control Register" name="XOSCCTRL" offset="0x02" size="1">
<bitfield caption="Frequency Range" mask="0xC0" name="FRQRANGE" values="OSC_FRQRANGE"/>
<bitfield caption="32kHz XTAL OSC Low-power Mode" mask="0x20" name="X32KLPM"/>
<bitfield caption="External Oscillator Selection and Startup Time" mask="0x0F" name="XOSCSEL"
values="OSC_XOSCSEL"/>
<bitfield caption="External Oscillator Selection and Startup Time" mask="0x0F" name="XOSCSEL" values="OSC_XOSCSEL"/>
</register>
<register caption="External Oscillator Failure Detection Register" name="XOSCFAIL" offset="0x03"
size="1">
<register caption="External Oscillator Failure Detection Register" name="XOSCFAIL" offset="0x03" size="1">
<bitfield caption="Failure Detection Interrupt Flag" mask="0x02" name="XOSCFDIF"/>
<bitfield caption="Failure Detection Enable" mask="0x01" name="XOSCFDEN"/>
</register>
<register caption="32kHz Internal Oscillator Calibration Register" name="RC32KCAL" offset="0x04"
size="1"/>
<register caption="32kHz Internal Oscillator Calibration Register" name="RC32KCAL" offset="0x04" size="1"/>
<register caption="PLL Control REgister" name="PLLCTRL" offset="0x05" size="1">
<bitfield caption="Clock Source" mask="0xC0" name="PLLSRC" values="OSC_PLLSRC"/>
<bitfield caption="Multiplication Factor" mask="0x1F" name="PLLFAC"/>
@@ -729,19 +715,14 @@
<bitfield caption="Block Transfer Pending" mask="0x40" name="CHPEND"/>
<bitfield caption="Block Transfer Error Interrupt Flag" mask="0x20" name="ERRIF"/>
<bitfield caption="Transaction Complete Interrupt Flag" mask="0x10" name="TRNIF"/>
<bitfield caption="Transfer Error Interrupt Level" mask="0x0C" name="ERRINTLVL"
values="DMA_CH_ERRINTLVL"/>
<bitfield caption="Transaction Complete Interrupt Level" mask="0x03" name="TRNINTLVL"
values="DMA_CH_TRNINTLVL"/>
<bitfield caption="Transfer Error Interrupt Level" mask="0x0C" name="ERRINTLVL" values="DMA_CH_ERRINTLVL"/>
<bitfield caption="Transaction Complete Interrupt Level" mask="0x03" name="TRNINTLVL" values="DMA_CH_TRNINTLVL"/>
</register>
<register caption="Address Control" name="ADDRCTRL" offset="0x02" size="1">
<bitfield caption="Channel Source Address Reload" mask="0xC0" name="SRCRELOAD"
values="DMA_CH_SRCRELOAD"/>
<bitfield caption="Channel Source Address Reload" mask="0xC0" name="SRCRELOAD" values="DMA_CH_SRCRELOAD"/>
<bitfield caption="Channel Source Address Mode" mask="0x30" name="SRCDIR" values="DMA_CH_SRCDIR"/>
<bitfield caption="Channel Destination Address Reload" mask="0x0C" name="DESTRELOAD"
values="DMA_CH_DESTRELOAD"/>
<bitfield caption="Channel Destination Address Mode" mask="0x03" name="DESTDIR"
values="DMA_CH_DESTDIR"/>
<bitfield caption="Channel Destination Address Reload" mask="0x0C" name="DESTRELOAD" values="DMA_CH_DESTRELOAD"/>
<bitfield caption="Channel Destination Address Mode" mask="0x03" name="DESTDIR" values="DMA_CH_DESTDIR"/>
</register>
<register caption="Channel Trigger Source" name="TRIGSRC" offset="0x03" size="1">
<bitfield caption="Channel Trigger Source" mask="0xFF" name="TRIGSRC" values="DMA_CH_TRIGSRC"/>
@@ -963,8 +944,7 @@
<bitfield caption="Digital Filter" mask="0x07" name="DIGFILT" values="EVSYS_DIGFILT"/>
</register>
<register caption="Channel 2 Control Register" name="CH2CTRL" offset="0x0A" size="1">
<bitfield caption="Quadrature Decoder Index Recognition Mode" mask="0x60" name="QDIRM"
values="EVSYS_QDIRM"/>
<bitfield caption="Quadrature Decoder Index Recognition Mode" mask="0x60" name="QDIRM" values="EVSYS_QDIRM"/>
<bitfield caption="Quadrature Decoder Index Enable" mask="0x10" name="QDIEN"/>
<bitfield caption="Quadrature Decoder Enable" mask="0x08" name="QDEN"/>
<bitfield caption="Digital Filter" mask="0x07" name="DIGFILT" values="EVSYS_DIGFILT"/>
@@ -973,8 +953,7 @@
<bitfield caption="Digital Filter" mask="0x07" name="DIGFILT" values="EVSYS_DIGFILT"/>
</register>
<register caption="Channel 4 Control Register" name="CH4CTRL" offset="0x0C" size="1">
<bitfield caption="Quadrature Decoder Index Recognition Mode" mask="0x60" name="QDIRM"
values="EVSYS_QDIRM"/>
<bitfield caption="Quadrature Decoder Index Recognition Mode" mask="0x60" name="QDIRM" values="EVSYS_QDIRM"/>
<bitfield caption="Quadrature Decoder Index Enable" mask="0x10" name="QDIEN"/>
<bitfield caption="Quadrature Decoder Enable" mask="0x08" name="QDEN"/>
<bitfield caption="Digital Filter" mask="0x07" name="DIGFILT" values="EVSYS_DIGFILT"/>
@@ -1466,10 +1445,8 @@
<bitfield caption="Positive Input Select" mask="0x78" name="MUXPOS" values="ADC_CH_MUXPOS"/>
<bitfield caption="Internal Input Select" mask="0x78" name="MUXINT" values="ADC_CH_MUXINT"/>
<bitfield caption="Negative Input Select" mask="0x03" name="MUXNEG" values="ADC_CH_MUXNEG"/>
<bitfield caption="MUX selection on Negative ADC Input Gain on 4 LSB pins" mask="0x03"
name="MUXNEGL" values="ADC_CH_MUXNEGL"/>
<bitfield caption="MUX selection on Negative ADC Input Gain on 4 MSB pins" mask="0x03"
name="MUXNEGH" values="ADC_CH_MUXNEGH"/>
<bitfield caption="MUX selection on Negative ADC Input Gain on 4 LSB pins" mask="0x03" name="MUXNEGL" values="ADC_CH_MUXNEGL"/>
<bitfield caption="MUX selection on Negative ADC Input Gain on 4 MSB pins" mask="0x03" name="MUXNEGH" values="ADC_CH_MUXNEGH"/>
</register>
<register caption="Channel Interrupt Control" name="INTCTRL" offset="0x02" size="1">
<bitfield caption="Interrupt Mode" mask="0x0C" name="INTMODE" values="ADC_CH_INTMODE"/>
@@ -1748,8 +1725,7 @@
<bitfield caption="Synchronization Busy Flag" mask="0x01" name="SYNCBUSY"/>
</register>
<register caption="Interrupt Control Register" name="INTCTRL" offset="0x02" size="1">
<bitfield caption="Compare Match Interrupt Level" mask="0x0C" name="COMPINTLVL"
values="RTC_COMPINTLVL"/>
<bitfield caption="Compare Match Interrupt Level" mask="0x0C" name="COMPINTLVL" values="RTC_COMPINTLVL"/>
<bitfield caption="Overflow Interrupt Level" mask="0x03" name="OVFINTLVL" values="RTC_OVFINTLVL"/>
</register>
<register caption="Interrupt Flags" name="INTFLAGS" offset="0x03" size="1">
@@ -2146,14 +2122,10 @@
<bitfield caption="Overflow interrupt level" mask="0x03" name="OVFINTLVL" values="TC_OVFINTLVL"/>
</register>
<register caption="Interrupt Control Register B" name="INTCTRLB" offset="0x07" size="1">
<bitfield caption="Compare or Capture D Interrupt Level" mask="0xC0" name="CCDINTLVL"
values="TC_CCDINTLVL"/>
<bitfield caption="Compare or Capture C Interrupt Level" mask="0x30" name="CCCINTLVL"
values="TC_CCCINTLVL"/>
<bitfield caption="Compare or Capture B Interrupt Level" mask="0x0C" name="CCBINTLVL"
values="TC_CCBINTLVL"/>
<bitfield caption="Compare or Capture A Interrupt Level" mask="0x03" name="CCAINTLVL"
values="TC_CCAINTLVL"/>
<bitfield caption="Compare or Capture D Interrupt Level" mask="0xC0" name="CCDINTLVL" values="TC_CCDINTLVL"/>
<bitfield caption="Compare or Capture C Interrupt Level" mask="0x30" name="CCCINTLVL" values="TC_CCCINTLVL"/>
<bitfield caption="Compare or Capture B Interrupt Level" mask="0x0C" name="CCBINTLVL" values="TC_CCBINTLVL"/>
<bitfield caption="Compare or Capture A Interrupt Level" mask="0x03" name="CCAINTLVL" values="TC_CCAINTLVL"/>
</register>
<register caption="Control Register F Clear" name="CTRLFCLR" offset="0x08" size="1">
<bitfield caption="Command" mask="0x0C" name="CMD"/>
@@ -2226,10 +2198,8 @@
<bitfield caption="Overflow interrupt level" mask="0x03" name="OVFINTLVL" values="TC_OVFINTLVL"/>
</register>
<register caption="Interrupt Control Register B" name="INTCTRLB" offset="0x07" size="1">
<bitfield caption="Compare or Capture B Interrupt Level" mask="0x0C" name="CCBINTLVL"
values="TC_CCBINTLVL"/>
<bitfield caption="Compare or Capture A Interrupt Level" mask="0x03" name="CCAINTLVL"
values="TC_CCAINTLVL"/>
<bitfield caption="Compare or Capture B Interrupt Level" mask="0x0C" name="CCBINTLVL" values="TC_CCBINTLVL"/>
<bitfield caption="Compare or Capture A Interrupt Level" mask="0x03" name="CCAINTLVL" values="TC_CCAINTLVL"/>
</register>
<register caption="Control Register F Clear" name="CTRLFCLR" offset="0x08" size="1">
<bitfield caption="Command" mask="0x0C" name="CMD"/>
@@ -2428,8 +2398,7 @@
<register caption="Control Register A" name="CTRLA" offset="0x03" size="1">
<bitfield caption="Receive Interrupt Level" mask="0x30" name="RXCINTLVL" values="USART_RXCINTLVL"/>
<bitfield caption="Transmit Interrupt Level" mask="0x0C" name="TXCINTLVL" values="USART_TXCINTLVL"/>
<bitfield caption="Data Register Empty Interrupt Level" mask="0x03" name="DREINTLVL"
values="USART_DREINTLVL"/>
<bitfield caption="Data Register Empty Interrupt Level" mask="0x03" name="DREINTLVL" values="USART_DREINTLVL"/>
</register>
<register caption="Control Register B" name="CTRLB" offset="0x04" size="1">
<bitfield caption="Receiver Enable" mask="0x10" name="RXEN"/>
@@ -2542,8 +2511,7 @@
<register caption="Control Register" name="CTRL" offset="0x00" size="1">
<bitfield caption="Event Channel Select" mask="0x0F" name="EVSEL" values="IRDA_EVSEL"/>
</register>
<register caption="IrDA Transmitter Pulse Length Control Register" name="TXPLCTRL" offset="0x01"
size="1"/>
<register caption="IrDA Transmitter Pulse Length Control Register" name="TXPLCTRL" offset="0x01" size="1"/>
<register caption="IrDA Receiver Pulse Length Control Register" name="RXPLCTRL" offset="0x02" size="1"/>
</register-group>
<value-group caption="Event channel selection" name="IRDA_EVSEL">