More TDF reformatting
This commit is contained in:
Nav
@@ -8,8 +8,7 @@
|
||||
<device name="ATtiny44" family="AVR8" architecture="AVR8" avr-family="tinyAVR">
|
||||
<address-spaces>
|
||||
<address-space endianness="little" name="prog" id="prog" start="0x0000" size="0x1000">
|
||||
<memory-segment start="0x0000" size="0x1000" type="flash" rw="RW" exec="1" name="FLASH"
|
||||
pagesize="0x40"/>
|
||||
<memory-segment start="0x0000" size="0x1000" type="flash" rw="RW" exec="1" name="FLASH" pagesize="0x40"/>
|
||||
</address-space>
|
||||
<address-space endianness="little" name="signatures" id="signatures" start="0" size="3">
|
||||
<memory-segment start="0" size="3" type="signatures" rw="R" exec="0" name="SIGNATURES"/>
|
||||
@@ -26,8 +25,7 @@
|
||||
<memory-segment name="IRAM" start="0x0060" size="0x0100" type="ram" external="false"/>
|
||||
</address-space>
|
||||
<address-space endianness="little" name="eeprom" id="eeprom" start="0x0000" size="0x0100">
|
||||
<memory-segment start="0x0000" size="0x0100" type="eeprom" rw="RW" exec="0" name="EEPROM"
|
||||
pagesize="0x04"/>
|
||||
<memory-segment start="0x0000" size="0x0100" type="eeprom" rw="RW" exec="0" name="EEPROM" pagesize="0x04"/>
|
||||
</address-space>
|
||||
<address-space size="0x40" start="0x00" endianness="little" name="io" id="io"/>
|
||||
<address-space endianness="little" name="osccal" id="osccal" start="0" size="1">
|
||||
@@ -37,8 +35,7 @@
|
||||
<peripherals>
|
||||
<module name="PORT">
|
||||
<instance name="PORTA" caption="I/O Port">
|
||||
<register-group name="PORTA" name-in-module="PORTA" offset="0x00" address-space="data"
|
||||
caption="I/O Port"/>
|
||||
<register-group name="PORTA" name-in-module="PORTA" offset="0x00" address-space="data" caption="I/O Port"/>
|
||||
<signals>
|
||||
<signal function="PORTA" group="P" index="0" pad="PA0"/>
|
||||
<signal function="PORTA" group="P" index="1" pad="PA1"/>
|
||||
@@ -51,8 +48,7 @@
|
||||
</signals>
|
||||
</instance>
|
||||
<instance name="PORTB" caption="I/O Port">
|
||||
<register-group name="PORTB" name-in-module="PORTB" offset="0x00" address-space="data"
|
||||
caption="I/O Port"/>
|
||||
<register-group name="PORTB" name-in-module="PORTB" offset="0x00" address-space="data" caption="I/O Port"/>
|
||||
<signals>
|
||||
<signal function="PORTB" group="P" index="0" pad="PB0"/>
|
||||
<signal function="PORTB" group="P" index="1" pad="PB1"/>
|
||||
@@ -63,62 +59,52 @@
|
||||
</module>
|
||||
<module name="AC">
|
||||
<instance name="AC" caption="Analog Comparator">
|
||||
<register-group name="AC" name-in-module="AC" offset="0x00" address-space="data"
|
||||
caption="Analog Comparator"/>
|
||||
<register-group name="AC" name-in-module="AC" offset="0x00" address-space="data" caption="Analog Comparator"/>
|
||||
</instance>
|
||||
</module>
|
||||
<module name="ADC">
|
||||
<instance name="ADC" caption="Analog-to-Digital Converter">
|
||||
<register-group name="ADC" name-in-module="ADC" offset="0x00" address-space="data"
|
||||
caption="Analog-to-Digital Converter"/>
|
||||
<register-group name="ADC" name-in-module="ADC" offset="0x00" address-space="data" caption="Analog-to-Digital Converter"/>
|
||||
</instance>
|
||||
</module>
|
||||
<module name="USI">
|
||||
<instance name="USI" caption="Universal Serial Interface">
|
||||
<register-group name="USI" name-in-module="USI" offset="0x00" address-space="data"
|
||||
caption="Universal Serial Interface"/>
|
||||
<register-group name="USI" name-in-module="USI" offset="0x00" address-space="data" caption="Universal Serial Interface"/>
|
||||
</instance>
|
||||
</module>
|
||||
<module name="EXINT">
|
||||
<instance name="EXINT" caption="External Interrupts">
|
||||
<register-group name="EXINT" name-in-module="EXINT" offset="0x00" address-space="data"
|
||||
caption="External Interrupts"/>
|
||||
<register-group name="EXINT" name-in-module="EXINT" offset="0x00" address-space="data" caption="External Interrupts"/>
|
||||
</instance>
|
||||
</module>
|
||||
<module name="EEPROM">
|
||||
<instance name="EEPROM" caption="EEPROM">
|
||||
<register-group name="EEPROM" name-in-module="EEPROM" offset="0x00" address-space="data"
|
||||
caption="EEPROM"/>
|
||||
<register-group name="EEPROM" name-in-module="EEPROM" offset="0x00" address-space="data" caption="EEPROM"/>
|
||||
</instance>
|
||||
</module>
|
||||
<module name="WDT">
|
||||
<instance name="WDT" caption="Watchdog Timer">
|
||||
<register-group name="WDT" name-in-module="WDT" offset="0x00" address-space="data"
|
||||
caption="Watchdog Timer"/>
|
||||
<register-group name="WDT" name-in-module="WDT" offset="0x00" address-space="data" caption="Watchdog Timer"/>
|
||||
</instance>
|
||||
</module>
|
||||
<module name="TC8">
|
||||
<instance name="TC0" caption="Timer/Counter, 8-bit">
|
||||
<register-group name="TC0" name-in-module="TC0" offset="0x00" address-space="data"
|
||||
caption="Timer/Counter, 8-bit"/>
|
||||
<register-group name="TC0" name-in-module="TC0" offset="0x00" address-space="data" caption="Timer/Counter, 8-bit"/>
|
||||
</instance>
|
||||
</module>
|
||||
<module name="TC16">
|
||||
<instance name="TC1" caption="Timer/Counter, 16-bit">
|
||||
<register-group name="TC1" name-in-module="TC1" offset="0x00" address-space="data"
|
||||
caption="Timer/Counter, 16-bit"/>
|
||||
<register-group name="TC1" name-in-module="TC1" offset="0x00" address-space="data" caption="Timer/Counter, 16-bit"/>
|
||||
</instance>
|
||||
</module>
|
||||
<module name="BOOT_LOAD">
|
||||
<instance name="BOOT_LOAD" caption="Bootloader">
|
||||
<register-group name="BOOT_LOAD" name-in-module="BOOT_LOAD" offset="0x00" address-space="data"
|
||||
caption="Bootloader"/>
|
||||
<register-group name="BOOT_LOAD" name-in-module="BOOT_LOAD" offset="0x00" address-space="data" caption="Bootloader"/>
|
||||
</instance>
|
||||
</module>
|
||||
<module name="CPU">
|
||||
<instance name="CPU" caption="CPU Registers">
|
||||
<register-group name="CPU" name-in-module="CPU" offset="0x00" address-space="data"
|
||||
caption="CPU Registers"/>
|
||||
<register-group name="CPU" name-in-module="CPU" offset="0x00" address-space="data" caption="CPU Registers"/>
|
||||
<parameters>
|
||||
<param name="CORE_VERSION" value="V2"/>
|
||||
<param name="NEW_INSTRUCTIONS" value="lpm rd,z+"/>
|
||||
@@ -132,8 +118,7 @@
|
||||
</module>
|
||||
<module name="LOCKBIT">
|
||||
<instance name="LOCKBIT" caption="Lockbits">
|
||||
<register-group name="LOCKBIT" name-in-module="LOCKBIT" offset="0" address-space="lockbits"
|
||||
caption="Lockbits"/>
|
||||
<register-group name="LOCKBIT" name-in-module="LOCKBIT" offset="0" address-space="lockbits" caption="Lockbits"/>
|
||||
</instance>
|
||||
</module>
|
||||
</peripherals>
|
||||
@@ -212,8 +197,7 @@
|
||||
<property name="IspReadOsccal_pollIndex" value="4"/>
|
||||
</property-group>
|
||||
<property-group name="HVSP_INTERFACE">
|
||||
<property name="HvspControlStack"
|
||||
value="0x4C 0x0C 0x1C 0x2C 0x3C 0x64 0x74 0x66 0x68 0x78 0x68 0x68 0x7A 0x6A 0x68 0x78 0x78 0x7D 0x6D 0x0C 0x80 0x40 0x20 0x10 0x11 0x08 0x04 0x02 0x03 0x08 0x04 0x0F"/>
|
||||
<property name="HvspControlStack" value="0x4C 0x0C 0x1C 0x2C 0x3C 0x64 0x74 0x66 0x68 0x78 0x68 0x68 0x7A 0x6A 0x68 0x78 0x78 0x7D 0x6D 0x0C 0x80 0x40 0x20 0x10 0x11 0x08 0x04 0x02 0x03 0x08 0x04 0x0F"/>
|
||||
<property name="HvspEnterProgMode_stabDelay" value="100"/>
|
||||
<property name="HvspEnterProgMode_cmdexeDelay" value="50"/>
|
||||
<property name="HvspEnterProgMode_synchCycles" value="6"/>
|
||||
@@ -273,8 +257,7 @@
|
||||
<property name="IspReadOsccal_pollIndex" value="4"/>
|
||||
</property-group>
|
||||
<property-group name="HVSP_INTERFACE_STK600">
|
||||
<property name="HvspControlStack"
|
||||
value="0x4C 0x0C 0x1C 0x2C 0x3C 0x64 0x74 0x66 0x68 0x78 0x68 0x68 0x7A 0x6A 0x68 0x78 0x78 0x7D 0x6D 0x0C 0x80 0x40 0x20 0x10 0x11 0x08 0x04 0x02 0x03 0x08 0x04 0x0F"/>
|
||||
<property name="HvspControlStack" value="0x4C 0x0C 0x1C 0x2C 0x3C 0x64 0x74 0x66 0x68 0x78 0x68 0x68 0x7A 0x6A 0x68 0x78 0x78 0x7D 0x6D 0x0C 0x80 0x40 0x20 0x10 0x11 0x08 0x04 0x02 0x03 0x08 0x04 0x0F"/>
|
||||
<property name="HvspEnterProgMode_stabDelay" value="100"/>
|
||||
<property name="HvspEnterProgMode_cmdexeDelay" value="50"/>
|
||||
<property name="HvspEnterProgMode_synchCycles" value="6"/>
|
||||
@@ -312,8 +295,7 @@
|
||||
<bitfield caption="Serial program downloading (SPI) enabled" mask="0x20" name="SPIEN"/>
|
||||
<bitfield caption="Watch-dog Timer always on" mask="0x10" name="WDTON"/>
|
||||
<bitfield caption="Preserve EEPROM through the Chip Erase cycle" mask="0x08" name="EESAVE"/>
|
||||
<bitfield caption="Brown-out Detector trigger level" mask="0x07" name="BODLEVEL"
|
||||
values="ENUM_BODLEVEL"/>
|
||||
<bitfield caption="Brown-out Detector trigger level" mask="0x07" name="BODLEVEL" values="ENUM_BODLEVEL"/>
|
||||
</register>
|
||||
<register caption="" name="LOW" offset="0x00" size="1" initval="0x62">
|
||||
<bitfield caption="Divide clock by 8 internally" mask="0x80" name="CKDIV8"/>
|
||||
@@ -322,94 +304,50 @@
|
||||
</register>
|
||||
</register-group>
|
||||
<value-group caption="" name="ENUM_SUT_CKSEL">
|
||||
<value caption="Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms" name="EXTCLK_6CK_14CK_0MS"
|
||||
value="0x00"/>
|
||||
<value caption="Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4.1 ms" name="EXTCLK_6CK_14CK_4MS1"
|
||||
value="0x10"/>
|
||||
<value caption="Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 65 ms" name="EXTCLK_6CK_14CK_65MS"
|
||||
value="0x20"/>
|
||||
<value caption="Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms"
|
||||
name="INTRCOSC_8MHZ_6CK_14CK_0MS" value="0x02"/>
|
||||
<value caption="Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4 ms"
|
||||
name="INTRCOSC_8MHZ_6CK_14CK_4MS" value="0x12"/>
|
||||
<value caption="Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms; default value"
|
||||
name="INTRCOSC_8MHZ_6CK_14CK_64MS_DEFAULT" value="0x22"/>
|
||||
<value caption="WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms"
|
||||
name="WDOSC_128KHZ_6CK_14CK_0MS" value="0x04"/>
|
||||
<value caption="WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4 ms"
|
||||
name="WDOSC_128KHZ_6CK_14CK_4MS" value="0x14"/>
|
||||
<value caption="WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms"
|
||||
name="WDOSC_128KHZ_6CK_14CK_64MS" value="0x24"/>
|
||||
<value caption="Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 1K CK/14 CK + 0 ms"
|
||||
name="EXTLOFXTAL_1KCK_14CK_0MS" value="0x06"/>
|
||||
<value caption="Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 1K CK/14 CK + 4 ms"
|
||||
name="EXTLOFXTAL_1KCK_14CK_4MS" value="0x16"/>
|
||||
<value caption="Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 32K CK/14 CK + 64 ms"
|
||||
name="EXTLOFXTAL_32KCK_14CK_64MS" value="0x26"/>
|
||||
<value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms"
|
||||
name="EXTXOSC_0MHZ4_0MHZ9_258CK_14CK_4MS1" value="0x08"/>
|
||||
<value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms"
|
||||
name="EXTXOSC_0MHZ4_0MHZ9_258CK_14CK_65MS" value="0x18"/>
|
||||
<value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms"
|
||||
name="EXTXOSC_0MHZ4_0MHZ9_1KCK_14CK_0MS" value="0x28"/>
|
||||
<value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms"
|
||||
name="EXTXOSC_0MHZ4_0MHZ9_1KCK_14CK_4MS1" value="0x38"/>
|
||||
<value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms"
|
||||
name="EXTXOSC_0MHZ4_0MHZ9_1KCK_14CK_65MS" value="0x09"/>
|
||||
<value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms"
|
||||
name="EXTXOSC_0MHZ4_0MHZ9_16KCK_14CK_0MS" value="0x19"/>
|
||||
<value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms"
|
||||
name="EXTXOSC_0MHZ4_0MHZ9_16KCK_14CK_4MS1" value="0x29"/>
|
||||
<value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms"
|
||||
name="EXTXOSC_0MHZ4_0MHZ9_16KCK_14CK_65MS" value="0x39"/>
|
||||
<value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms"
|
||||
name="EXTXOSC_0MHZ9_3MHZ_258CK_14CK_4MS1" value="0x0A"/>
|
||||
<value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms"
|
||||
name="EXTXOSC_0MHZ9_3MHZ_258CK_14CK_65MS" value="0x1A"/>
|
||||
<value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms"
|
||||
name="EXTXOSC_0MHZ9_3MHZ_1KCK_14CK_0MS" value="0x2A"/>
|
||||
<value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms"
|
||||
name="EXTXOSC_0MHZ9_3MHZ_1KCK_14CK_4MS1" value="0x3A"/>
|
||||
<value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms"
|
||||
name="EXTXOSC_0MHZ9_3MHZ_1KCK_14CK_65MS" value="0x0B"/>
|
||||
<value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms"
|
||||
name="EXTXOSC_0MHZ9_3MHZ_16KCK_14CK_0MS" value="0x1B"/>
|
||||
<value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms"
|
||||
name="EXTXOSC_0MHZ9_3MHZ_16KCK_14CK_4MS1" value="0x2B"/>
|
||||
<value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms"
|
||||
name="EXTXOSC_0MHZ9_3MHZ_16KCK_14CK_65MS" value="0x3B"/>
|
||||
<value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms"
|
||||
name="EXTXOSC_3MHZ_8MHZ_258CK_14CK_4MS1" value="0x0C"/>
|
||||
<value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms"
|
||||
name="EXTXOSC_3MHZ_8MHZ_258CK_14CK_65MS" value="0x1C"/>
|
||||
<value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms"
|
||||
name="EXTXOSC_3MHZ_8MHZ_1KCK_14CK_0MS" value="0x2C"/>
|
||||
<value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms"
|
||||
name="EXTXOSC_3MHZ_8MHZ_1KCK_14CK_4MS1" value="0x3C"/>
|
||||
<value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms"
|
||||
name="EXTXOSC_3MHZ_8MHZ_1KCK_14CK_65MS" value="0x0D"/>
|
||||
<value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms"
|
||||
name="EXTXOSC_3MHZ_8MHZ_16KCK_14CK_0MS" value="0x1D"/>
|
||||
<value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms"
|
||||
name="EXTXOSC_3MHZ_8MHZ_16KCK_14CK_4MS1" value="0x2D"/>
|
||||
<value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms"
|
||||
name="EXTXOSC_3MHZ_8MHZ_16KCK_14CK_65MS" value="0x3D"/>
|
||||
<value caption="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms"
|
||||
name="EXTXOSC_8MHZ_XX_258CK_14CK_4MS1" value="0x0E"/>
|
||||
<value caption="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms"
|
||||
name="EXTXOSC_8MHZ_XX_258CK_14CK_65MS" value="0x1E"/>
|
||||
<value caption="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms"
|
||||
name="EXTXOSC_8MHZ_XX_1KCK_14CK_0MS" value="0x2E"/>
|
||||
<value caption="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms"
|
||||
name="EXTXOSC_8MHZ_XX_1KCK_14CK_4MS1" value="0x3E"/>
|
||||
<value caption="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms"
|
||||
name="EXTXOSC_8MHZ_XX_1KCK_14CK_65MS" value="0x0F"/>
|
||||
<value caption="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms"
|
||||
name="EXTXOSC_8MHZ_XX_16KCK_14CK_0MS" value="0x1F"/>
|
||||
<value caption="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms"
|
||||
name="EXTXOSC_8MHZ_XX_16KCK_14CK_4MS1" value="0x2F"/>
|
||||
<value caption="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms"
|
||||
name="EXTXOSC_8MHZ_XX_16KCK_14CK_65MS" value="0x3F"/>
|
||||
<value caption="Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms" name="EXTCLK_6CK_14CK_0MS" value="0x00"/>
|
||||
<value caption="Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4.1 ms" name="EXTCLK_6CK_14CK_4MS1" value="0x10"/>
|
||||
<value caption="Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/14 CK + 65 ms" name="EXTCLK_6CK_14CK_65MS" value="0x20"/>
|
||||
<value caption="Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms" name="INTRCOSC_8MHZ_6CK_14CK_0MS" value="0x02"/>
|
||||
<value caption="Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4 ms" name="INTRCOSC_8MHZ_6CK_14CK_4MS" value="0x12"/>
|
||||
<value caption="Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms; default value" name="INTRCOSC_8MHZ_6CK_14CK_64MS_DEFAULT" value="0x22"/>
|
||||
<value caption="WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 0 ms" name="WDOSC_128KHZ_6CK_14CK_0MS" value="0x04"/>
|
||||
<value caption="WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 4 ms" name="WDOSC_128KHZ_6CK_14CK_4MS" value="0x14"/>
|
||||
<value caption="WD. Osc. 128 kHz; Start-up time PWRDWN/RESET: 6 CK/14 CK + 64 ms" name="WDOSC_128KHZ_6CK_14CK_64MS" value="0x24"/>
|
||||
<value caption="Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 1K CK/14 CK + 0 ms" name="EXTLOFXTAL_1KCK_14CK_0MS" value="0x06"/>
|
||||
<value caption="Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 1K CK/14 CK + 4 ms" name="EXTLOFXTAL_1KCK_14CK_4MS" value="0x16"/>
|
||||
<value caption="Ext. Low-Freq. Crystal; Start-up time PWRDWN/RESET: 32K CK/14 CK + 64 ms" name="EXTLOFXTAL_32KCK_14CK_64MS" value="0x26"/>
|
||||
<value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms" name="EXTXOSC_0MHZ4_0MHZ9_258CK_14CK_4MS1" value="0x08"/>
|
||||
<value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms" name="EXTXOSC_0MHZ4_0MHZ9_258CK_14CK_65MS" value="0x18"/>
|
||||
<value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms" name="EXTXOSC_0MHZ4_0MHZ9_1KCK_14CK_0MS" value="0x28"/>
|
||||
<value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms" name="EXTXOSC_0MHZ4_0MHZ9_1KCK_14CK_4MS1" value="0x38"/>
|
||||
<value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms" name="EXTXOSC_0MHZ4_0MHZ9_1KCK_14CK_65MS" value="0x09"/>
|
||||
<value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms" name="EXTXOSC_0MHZ4_0MHZ9_16KCK_14CK_0MS" value="0x19"/>
|
||||
<value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms" name="EXTXOSC_0MHZ4_0MHZ9_16KCK_14CK_4MS1" value="0x29"/>
|
||||
<value caption="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms" name="EXTXOSC_0MHZ4_0MHZ9_16KCK_14CK_65MS" value="0x39"/>
|
||||
<value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms" name="EXTXOSC_0MHZ9_3MHZ_258CK_14CK_4MS1" value="0x0A"/>
|
||||
<value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms" name="EXTXOSC_0MHZ9_3MHZ_258CK_14CK_65MS" value="0x1A"/>
|
||||
<value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms" name="EXTXOSC_0MHZ9_3MHZ_1KCK_14CK_0MS" value="0x2A"/>
|
||||
<value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms" name="EXTXOSC_0MHZ9_3MHZ_1KCK_14CK_4MS1" value="0x3A"/>
|
||||
<value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms" name="EXTXOSC_0MHZ9_3MHZ_1KCK_14CK_65MS" value="0x0B"/>
|
||||
<value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms" name="EXTXOSC_0MHZ9_3MHZ_16KCK_14CK_0MS" value="0x1B"/>
|
||||
<value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms" name="EXTXOSC_0MHZ9_3MHZ_16KCK_14CK_4MS1" value="0x2B"/>
|
||||
<value caption="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms" name="EXTXOSC_0MHZ9_3MHZ_16KCK_14CK_65MS" value="0x3B"/>
|
||||
<value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms" name="EXTXOSC_3MHZ_8MHZ_258CK_14CK_4MS1" value="0x0C"/>
|
||||
<value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms" name="EXTXOSC_3MHZ_8MHZ_258CK_14CK_65MS" value="0x1C"/>
|
||||
<value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms" name="EXTXOSC_3MHZ_8MHZ_1KCK_14CK_0MS" value="0x2C"/>
|
||||
<value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms" name="EXTXOSC_3MHZ_8MHZ_1KCK_14CK_4MS1" value="0x3C"/>
|
||||
<value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms" name="EXTXOSC_3MHZ_8MHZ_1KCK_14CK_65MS" value="0x0D"/>
|
||||
<value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms" name="EXTXOSC_3MHZ_8MHZ_16KCK_14CK_0MS" value="0x1D"/>
|
||||
<value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms" name="EXTXOSC_3MHZ_8MHZ_16KCK_14CK_4MS1" value="0x2D"/>
|
||||
<value caption="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms" name="EXTXOSC_3MHZ_8MHZ_16KCK_14CK_65MS" value="0x3D"/>
|
||||
<value caption="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 4.1 ms" name="EXTXOSC_8MHZ_XX_258CK_14CK_4MS1" value="0x0E"/>
|
||||
<value caption="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 258 CK/14 CK + 65 ms" name="EXTXOSC_8MHZ_XX_258CK_14CK_65MS" value="0x1E"/>
|
||||
<value caption="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 0 ms" name="EXTXOSC_8MHZ_XX_1KCK_14CK_0MS" value="0x2E"/>
|
||||
<value caption="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 4.1 ms" name="EXTXOSC_8MHZ_XX_1KCK_14CK_4MS1" value="0x3E"/>
|
||||
<value caption="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 1K CK /14 CK + 65 ms" name="EXTXOSC_8MHZ_XX_1KCK_14CK_65MS" value="0x0F"/>
|
||||
<value caption="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 0 ms" name="EXTXOSC_8MHZ_XX_16KCK_14CK_0MS" value="0x1F"/>
|
||||
<value caption="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 4.1 ms" name="EXTXOSC_8MHZ_XX_16KCK_14CK_4MS1" value="0x2F"/>
|
||||
<value caption="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 16K CK/14 CK + 65 ms" name="EXTXOSC_8MHZ_XX_16KCK_14CK_65MS" value="0x3F"/>
|
||||
</value-group>
|
||||
<value-group caption="" name="ENUM_BODLEVEL">
|
||||
<value caption="Brown-out detection disabled" name="DISABLED" value="0x07"/>
|
||||
@@ -447,16 +385,14 @@
|
||||
<register caption="ADC Control and Status Register B" name="ADCSRB" offset="0x23" size="1">
|
||||
<bitfield caption="Analog Comparator Multiplexer Enable" mask="0x40" name="ACME"/>
|
||||
</register>
|
||||
<register caption="Analog Comparator Control And Status Register" name="ACSR" offset="0x28" size="1"
|
||||
ocd-rw="R">
|
||||
<register caption="Analog Comparator Control And Status Register" name="ACSR" offset="0x28" size="1" ocd-rw="R">
|
||||
<bitfield caption="Analog Comparator Disable" mask="0x80" name="ACD"/>
|
||||
<bitfield caption="Analog Comparator Bandgap Select" mask="0x40" name="ACBG"/>
|
||||
<bitfield caption="Analog Compare Output" mask="0x20" name="ACO"/>
|
||||
<bitfield caption="Analog Comparator Interrupt Flag" mask="0x10" name="ACI"/>
|
||||
<bitfield caption="Analog Comparator Interrupt Enable" mask="0x08" name="ACIE"/>
|
||||
<bitfield caption="Analog Comparator Input Capture Enable" mask="0x04" name="ACIC"/>
|
||||
<bitfield caption="Analog Comparator Interrupt Mode Select bits" mask="0x03" name="ACIS"
|
||||
values="ANALOG_COMP_INTERRUPT"/>
|
||||
<bitfield caption="Analog Comparator Interrupt Mode Select bits" mask="0x03" name="ACIS" values="ANALOG_COMP_INTERRUPT"/>
|
||||
</register>
|
||||
<register caption="" name="DIDR0" offset="0x21" size="1">
|
||||
<bitfield caption="ADC 1 Digital input buffer disable" mask="0x02" name="ADC1D"/>
|
||||
@@ -479,15 +415,13 @@
|
||||
<bitfield caption="ADC Auto Trigger Enable" mask="0x20" name="ADATE"/>
|
||||
<bitfield caption="ADC Interrupt Flag" mask="0x10" name="ADIF"/>
|
||||
<bitfield caption="ADC Interrupt Enable" mask="0x08" name="ADIE"/>
|
||||
<bitfield caption="ADC Prescaler Select Bits" mask="0x07" name="ADPS"
|
||||
values="ANALOG_ADC_PRESCALER"/>
|
||||
<bitfield caption="ADC Prescaler Select Bits" mask="0x07" name="ADPS" values="ANALOG_ADC_PRESCALER"/>
|
||||
</register>
|
||||
<register caption="ADC Data Register Bytes" name="ADC" offset="0x24" size="2" mask="0xFFFF"/>
|
||||
<register caption="ADC Control and Status Register B" name="ADCSRB" offset="0x23" size="1">
|
||||
<bitfield caption="Bipolar Input Mode" mask="0x80" name="BIN"/>
|
||||
<bitfield caption="ADC Left Adjust Result" mask="0x10" name="ADLAR"/>
|
||||
<bitfield caption="ADC Auto Trigger Source bits" mask="0x07" name="ADTS"
|
||||
values="ANALOG_ADC_AUTO_TRIGGER"/>
|
||||
<bitfield caption="ADC Auto Trigger Source bits" mask="0x07" name="ADTS" values="ANALOG_ADC_AUTO_TRIGGER"/>
|
||||
</register>
|
||||
<register caption="Digital Input Disable Register 0" name="DIDR0" offset="0x21" size="1" mask="0xFF"/>
|
||||
</register-group>
|
||||
@@ -543,8 +477,7 @@
|
||||
<register-group caption="External Interrupts" name="EXINT">
|
||||
<register caption="MCU Control Register" name="MCUCR" offset="0x55" size="1">
|
||||
<bitfield caption="Interrupt Sense Control 0 Bit 1" mask="0x02" name="ISC01"/>
|
||||
<bitfield caption="Interrupt Sense Control 0 Bit 0" mask="0x01" name="ISC00"
|
||||
values="INTERRUPT_SENSE_CONTROL"/>
|
||||
<bitfield caption="Interrupt Sense Control 0 Bit 0" mask="0x01" name="ISC00" values="INTERRUPT_SENSE_CONTROL"/>
|
||||
</register>
|
||||
<register caption="General Interrupt Mask Register" name="GIMSK" offset="0x5B" size="1">
|
||||
<bitfield caption="External Interrupt Request 0 Enable" mask="0x40" name="INT0"/>
|
||||
@@ -587,8 +520,7 @@
|
||||
<register caption="Watchdog Timer Control Register" name="WDTCSR" offset="0x41" size="1" ocd-rw="R">
|
||||
<bitfield caption="Watchdog Timeout Interrupt Flag" mask="0x80" name="WDIF"/>
|
||||
<bitfield caption="Watchdog Timeout Interrupt Enable" mask="0x40" name="WDIE"/>
|
||||
<bitfield caption="Watchdog Timer Prescaler Bits" mask="0x27" name="WDP"
|
||||
values="WDOG_TIMER_PRESCALE_4BITS"/>
|
||||
<bitfield caption="Watchdog Timer Prescaler Bits" mask="0x27" name="WDP" values="WDOG_TIMER_PRESCALE_4BITS"/>
|
||||
<bitfield caption="Watchdog Change Enable" mask="0x10" name="WDCE"/>
|
||||
<bitfield caption="Watch Dog Enable" mask="0x08" name="WDE"/>
|
||||
</register>
|
||||
@@ -609,14 +541,11 @@
|
||||
<module caption="Timer/Counter, 8-bit" name="TC8">
|
||||
<register-group caption="Timer/Counter, 8-bit" name="TC0">
|
||||
<register caption="Timer/Counter Interrupt Mask Register" name="TIMSK0" offset="0x59" size="1">
|
||||
<bitfield caption="Timer/Counter0 Output Compare Match B Interrupt Enable" mask="0x04"
|
||||
name="OCIE0B"/>
|
||||
<bitfield caption="Timer/Counter0 Output Compare Match A Interrupt Enable" mask="0x02"
|
||||
name="OCIE0A"/>
|
||||
<bitfield caption="Timer/Counter0 Output Compare Match B Interrupt Enable" mask="0x04" name="OCIE0B"/>
|
||||
<bitfield caption="Timer/Counter0 Output Compare Match A Interrupt Enable" mask="0x02" name="OCIE0A"/>
|
||||
<bitfield caption="Timer/Counter0 Overflow Interrupt Enable" mask="0x01" name="TOIE0"/>
|
||||
</register>
|
||||
<register caption="Timer/Counter0 Interrupt Flag Register" name="TIFR0" offset="0x58" size="1"
|
||||
ocd-rw="R">
|
||||
<register caption="Timer/Counter0 Interrupt Flag Register" name="TIFR0" offset="0x58" size="1" ocd-rw="R">
|
||||
<bitfield caption="Timer/Counter0 Output Compare Flag B" mask="0x04" name="OCF0B"/>
|
||||
<bitfield caption="Timer/Counter0 Output Compare Flag A" mask="0x02" name="OCF0A"/>
|
||||
<bitfield caption="Timer/Counter0 Overflow Flag" mask="0x01" name="TOV0"/>
|
||||
@@ -633,10 +562,8 @@
|
||||
<bitfield caption="Clock Select bits" mask="0x07" name="CS0" values="CLK_SEL_3BIT_EXT"/>
|
||||
</register>
|
||||
<register caption="Timer/Counter0" name="TCNT0" offset="0x52" size="1" mask="0xFF"/>
|
||||
<register caption="Timer/Counter0 Output Compare Register A" name="OCR0A" offset="0x56" size="1"
|
||||
mask="0xFF"/>
|
||||
<register caption="Timer/Counter0 Output Compare Register B" name="OCR0B" offset="0x5C" size="1"
|
||||
mask="0xFF"/>
|
||||
<register caption="Timer/Counter0 Output Compare Register A" name="OCR0A" offset="0x56" size="1" mask="0xFF"/>
|
||||
<register caption="Timer/Counter0 Output Compare Register B" name="OCR0B" offset="0x5C" size="1" mask="0xFF"/>
|
||||
<register caption="General Timer/Counter Control Register" name="GTCCR" offset="0x43" size="1">
|
||||
<bitfield caption="Timer/Counter Synchronization Mode" mask="0x80" name="TSM"/>
|
||||
<bitfield caption="Prescaler Reset Timer/CounterN" mask="0x01" name="PSR10"/>
|
||||
@@ -657,14 +584,11 @@
|
||||
<register-group caption="Timer/Counter, 16-bit" name="TC1">
|
||||
<register caption="Timer/Counter1 Interrupt Mask Register" name="TIMSK1" offset="0x2C" size="1">
|
||||
<bitfield caption="Timer/Counter1 Input Capture Interrupt Enable" mask="0x20" name="ICIE1"/>
|
||||
<bitfield caption="Timer/Counter1 Output Compare B Match Interrupt Enable" mask="0x04"
|
||||
name="OCIE1B"/>
|
||||
<bitfield caption="Timer/Counter1 Output Compare A Match Interrupt Enable" mask="0x02"
|
||||
name="OCIE1A"/>
|
||||
<bitfield caption="Timer/Counter1 Output Compare B Match Interrupt Enable" mask="0x04" name="OCIE1B"/>
|
||||
<bitfield caption="Timer/Counter1 Output Compare A Match Interrupt Enable" mask="0x02" name="OCIE1A"/>
|
||||
<bitfield caption="Timer/Counter1 Overflow Interrupt Enable" mask="0x01" name="TOIE1"/>
|
||||
</register>
|
||||
<register caption="Timer/Counter Interrupt Flag register" name="TIFR1" offset="0x2B" size="1"
|
||||
ocd-rw="R">
|
||||
<register caption="Timer/Counter Interrupt Flag register" name="TIFR1" offset="0x2B" size="1" ocd-rw="R">
|
||||
<bitfield caption="Timer/Counter1 Input Capture Flag" mask="0x20" name="ICF1"/>
|
||||
<bitfield caption="Timer/Counter1 Output Compare B Match Flag" mask="0x04" name="OCF1B"/>
|
||||
<bitfield caption="Timer/Counter1 Output Compare A Match Flag" mask="0x02" name="OCF1A"/>
|
||||
@@ -686,12 +610,9 @@
|
||||
<bitfield caption="Force Output Compare for Channel B" mask="0x40" name="FOC1B"/>
|
||||
</register>
|
||||
<register caption="Timer/Counter1 Bytes" name="TCNT1" offset="0x4C" size="2" mask="0xFFFF"/>
|
||||
<register caption="Timer/Counter1 Output Compare Register A Bytes" name="OCR1A" offset="0x4A" size="2"
|
||||
mask="0xFFFF"/>
|
||||
<register caption="Timer/Counter1 Output Compare Register B Bytes" name="OCR1B" offset="0x48" size="2"
|
||||
mask="0xFFFF"/>
|
||||
<register caption="Timer/Counter1 Input Capture Register Bytes" name="ICR1" offset="0x44" size="2"
|
||||
mask="0xFFFF"/>
|
||||
<register caption="Timer/Counter1 Output Compare Register A Bytes" name="OCR1A" offset="0x4A" size="2" mask="0xFFFF"/>
|
||||
<register caption="Timer/Counter1 Output Compare Register B Bytes" name="OCR1B" offset="0x48" size="2" mask="0xFFFF"/>
|
||||
<register caption="Timer/Counter1 Input Capture Register Bytes" name="ICR1" offset="0x44" size="2" mask="0xFFFF"/>
|
||||
</register-group>
|
||||
<value-group caption="" name="CLK_SEL_3BIT_EXT">
|
||||
<value caption="No Clock Source (Stopped)" name="VAL_0x00" value="0x00"/>
|
||||
@@ -706,8 +627,7 @@
|
||||
</module>
|
||||
<module caption="Bootloader" name="BOOT_LOAD">
|
||||
<register-group caption="Bootloader" name="BOOT_LOAD">
|
||||
<register caption="Store Program Memory Control Register" name="SPMCSR" offset="0x57" size="1"
|
||||
ocd-rw="R">
|
||||
<register caption="Store Program Memory Control Register" name="SPMCSR" offset="0x57" size="1" ocd-rw="R">
|
||||
<bitfield caption="Clear temporary page buffer" mask="0x10" name="CTPB"/>
|
||||
<bitfield caption="Read fuse and lock bits" mask="0x08" name="RFLB"/>
|
||||
<bitfield caption="Page Write" mask="0x04" name="PGWRT"/>
|
||||
@@ -724,14 +644,12 @@
|
||||
<bitfield caption="Power Reduction USI" mask="0x02" name="PRUSI"/>
|
||||
<bitfield caption="Power Reduction ADC" mask="0x01" name="PRADC"/>
|
||||
</register>
|
||||
<register caption="Oscillator Calibration Value" name="OSCCAL" offset="0x51" size="1" mask="0xFF"
|
||||
ocd-rw="R">
|
||||
<register caption="Oscillator Calibration Value" name="OSCCAL" offset="0x51" size="1" mask="0xFF" ocd-rw="R">
|
||||
<bitfield caption="Oscillator Calibration " mask="0xFF" name="OSCCAL"/>
|
||||
</register>
|
||||
<register caption="Clock Prescale Register" name="CLKPR" offset="0x46" size="1">
|
||||
<bitfield caption="Clock Prescaler Change Enable" mask="0x80" name="CLKPCE"/>
|
||||
<bitfield caption="Clock Prescaler Select Bits" mask="0x0F" name="CLKPS"
|
||||
values="CPU_CLK_PRESCALE_4_BITS_SMALL"/>
|
||||
<bitfield caption="Clock Prescaler Select Bits" mask="0x0F" name="CLKPS" values="CPU_CLK_PRESCALE_4_BITS_SMALL"/>
|
||||
</register>
|
||||
<register caption="Status Register" name="SREG" offset="0x5F" size="1">
|
||||
<bitfield caption="Global Interrupt Enable" mask="0x80" name="I"/>
|
||||
|
||||
Reference in New Issue
Block a user