doryan/BloomPatched
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Tidied caption attributes in AVR8 TDFs

Browse Source
This commit is contained in:
Nav
2021-09-17 22:44:36 +01:00
parent 671e3dd51b
commit 8b74b36842
183 changed files with 1409 additions and 1409 deletions
Download Patch File Download Diff File Expand all files Collapse all files

10
src/Targets/TargetDescriptionFiles/AVR8/TINY/ATTINY85.xml
View File

@@ -528,10 +528,10 @@
<bitfield caption="ADC Auto Trigger Enable" mask="0x20" name="ADATE"/>
<bitfield caption="ADC Interrupt Flag" mask="0x10" name="ADIF"/>
<bitfield caption="ADC Interrupt Enable" mask="0x08" name="ADIE"/>
<bitfield caption="ADC Prescaler Select Bits" mask="0x07" name="ADPS"
<bitfield caption="ADC Prescaler Select Bits" mask="0x07" name="ADPS"
values="ANALOG_ADC_PRESCALER"/>
</register>
<register caption="ADC Data Register Bytes" name="ADC" offset="0x24" size="2" mask="0xFFFF"/>
<register caption="ADC Data Register Bytes" name="ADC" offset="0x24" size="2" mask="0xFFFF"/>
<register caption="ADC Control and Status Register B" name="ADCSRB" offset="0x23" size="1">
<bitfield caption="Bipolar Input Mode" mask="0x80" name="BIN"/>
<bitfield caption="Input Polarity Mode" mask="0x20" name="IPR"/>
@@ -619,7 +619,7 @@
</module>
<module caption="EEPROM" name="EEPROM">
<register-group caption="EEPROM" name="EEPROM">
<register caption="EEPROM Address Register Bytes" name="EEAR" offset="0x3E" size="2" mask="0x01FF"/>
<register caption="EEPROM Address Register Bytes" name="EEAR" offset="0x3E" size="2" mask="0x01FF"/>
<register caption="EEPROM Data Register" name="EEDR" offset="0x3D" size="1" mask="0xFF"/>
<register caption="EEPROM Control Register" name="EECR" offset="0x3C" size="1">
<bitfield caption="EEPROM Programming Mode Bits" mask="0x30" name="EEPM" values="EEP_MODE"/>
@@ -673,7 +673,7 @@
<bitfield caption="Timer/Counter0 Output Compare Flag 0B" mask="0x08" name="OCF0B"/>
<bitfield caption="Timer/Counter0 Overflow Flag" mask="0x02" name="TOV0"/>
</register>
<register caption="Timer/Counter Control Register A" name="TCCR0A" offset="0x4A" size="1">
<register caption="Timer/Counter Control Register A" name="TCCR0A" offset="0x4A" size="1">
<bitfield caption="Compare Output Mode, Phase Correct PWM Mode" mask="0xC0" name="COM0A"/>
<bitfield caption="Compare Output Mode, Fast PWm" mask="0x30" name="COM0B"/>
<bitfield caption="Waveform Generation Mode" mask="0x03" name="WGM0"/>
@@ -805,7 +805,7 @@
<bitfield caption="Power Reduction USI" mask="0x02" name="PRUSI"/>
<bitfield caption="Power Reduction ADC" mask="0x01" name="PRADC"/>
</register>
<register caption="Stack Pointer Bytes" name="SP" offset="0x5D" size="2" mask="0x03FF"/>
<register caption="Stack Pointer Bytes" name="SP" offset="0x5D" size="2" mask="0x03FF"/>
<register caption="MCU Control Register" name="MCUCR" offset="0x55" size="1">
<bitfield caption="Pull-up Disable" mask="0x40" name="PUD"/>
<bitfield caption="Sleep Enable" mask="0x20" name="SE"/>