doryan/BloomPatched
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Tidied caption attributes in AVR8 TDFs

Browse Source
This commit is contained in:
Nav
2021-09-17 22:44:36 +01:00
parent 671e3dd51b
commit 8b74b36842
183 changed files with 1409 additions and 1409 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
src/Targets/TargetDescriptionFiles/AVR8/TINY/ATTINY84.xml
View File

@@ -479,10 +479,10 @@
<bitfield caption="ADC Auto Trigger Enable" mask="0x20" name="ADATE"/>
<bitfield caption="ADC Interrupt Flag" mask="0x10" name="ADIF"/>
<bitfield caption="ADC Interrupt Enable" mask="0x08" name="ADIE"/>
<bitfield caption="ADC Prescaler Select Bits" mask="0x07" name="ADPS"
<bitfield caption="ADC Prescaler Select Bits" mask="0x07" name="ADPS"
values="ANALOG_ADC_PRESCALER"/>
</register>
<register caption="ADC Data Register Bytes" name="ADC" offset="0x24" size="2" mask="0xFFFF"/>
<register caption="ADC Data Register Bytes" name="ADC" offset="0x24" size="2" mask="0xFFFF"/>
<register caption="ADC Control and Status Register B" name="ADCSRB" offset="0x23" size="1">
<bitfield caption="Bipolar Input Mode" mask="0x80" name="BIN"/>
<bitfield caption="ADC Left Adjust Result" mask="0x10" name="ADLAR"/>
@@ -566,7 +566,7 @@
</module>
<module caption="EEPROM" name="EEPROM">
<register-group caption="EEPROM" name="EEPROM">
<register caption="EEPROM Address Register Bytes" name="EEAR" offset="0x3E" size="2" mask="0x01FF"/>
<register caption="EEPROM Address Register Bytes" name="EEAR" offset="0x3E" size="2" mask="0x01FF"/>
<register caption="EEPROM Data Register" name="EEDR" offset="0x3D" size="1" mask="0xFF"/>
<register caption="EEPROM Control Register" name="EECR" offset="0x3C" size="1">
<bitfield caption="EEPROM Programming Mode Bits" mask="0x30" name="EEPM" values="EEP_MODE"/>
@@ -621,7 +621,7 @@
<bitfield caption="Timer/Counter0 Output Compare Flag A" mask="0x02" name="OCF0A"/>
<bitfield caption="Timer/Counter0 Overflow Flag" mask="0x01" name="TOV0"/>
</register>
<register caption="Timer/Counter Control Register A" name="TCCR0A" offset="0x50" size="1">
<register caption="Timer/Counter Control Register A" name="TCCR0A" offset="0x50" size="1">
<bitfield caption="Compare Match Output A Mode bits" mask="0xC0" name="COM0A"/>
<bitfield caption="Compare Match Output B Mode bits" mask="0x30" name="COM0B"/>
<bitfield caption="Waveform Generation Mode bits" mask="0x03" name="WGM0"/>
@@ -685,12 +685,12 @@
<bitfield caption="Force Output Compare for Channel A" mask="0x80" name="FOC1A"/>
<bitfield caption="Force Output Compare for Channel B" mask="0x40" name="FOC1B"/>
</register>
<register caption="Timer/Counter1 Bytes" name="TCNT1" offset="0x4C" size="2" mask="0xFFFF"/>
<register caption="Timer/Counter1 Output Compare Register A Bytes" name="OCR1A" offset="0x4A" size="2"
<register caption="Timer/Counter1 Bytes" name="TCNT1" offset="0x4C" size="2" mask="0xFFFF"/>
<register caption="Timer/Counter1 Output Compare Register A Bytes" name="OCR1A" offset="0x4A" size="2"
mask="0xFFFF"/>
<register caption="Timer/Counter1 Output Compare Register B Bytes" name="OCR1B" offset="0x48" size="2"
<register caption="Timer/Counter1 Output Compare Register B Bytes" name="OCR1B" offset="0x48" size="2"
mask="0xFFFF"/>
<register caption="Timer/Counter1 Input Capture Register Bytes" name="ICR1" offset="0x44" size="2"
<register caption="Timer/Counter1 Input Capture Register Bytes" name="ICR1" offset="0x44" size="2"
mask="0xFFFF"/>
</register-group>
<value-group caption="" name="CLK_SEL_3BIT_EXT">