More TDF corrections

This commit is contained in:
Nav
2021-06-19 23:55:40 +01:00
parent adde3cc2ca
commit 6a7e69f567
14 changed files with 1249 additions and 72 deletions

View File

@@ -1,7 +1,8 @@
<?xml version="1.0" encoding="UTF-8"?>
<target-description-file>
<variants>
<variant tempmin="0" tempmax="0" speedmax="0" package="" ordercode="standard" vccmin="2.7" vccmax="5.5"/>
<variant ordercode="AT90PWM316-16SU" package="SOIC32" pinout="SOIC32" tempmax="85" tempmin="-40"/>
<variant ordercode="AT90PWM316-16MU" package="VQFN32" pinout="QFN32" tempmax="85" tempmin="-40"/>
</variants>
<device name="AT90PWM316" architecture="AVR8" family="megaAVR">
<address-spaces>
@@ -45,18 +46,53 @@
<instance name="PORTB" caption="I/O Port">
<register-group name="PORTB" name-in-module="PORTB" offset="0x00" address-space="data"
caption="I/O Port"/>
<signals>
<signal function="PORTB" group="P" index="0" pad="PB0"/>
<signal function="PORTB" group="P" index="1" pad="PB1"/>
<signal function="PORTB" group="P" index="2" pad="PB2"/>
<signal function="PORTB" group="P" index="3" pad="PB3"/>
<signal function="PORTB" group="P" index="4" pad="PB4"/>
<signal function="PORTB" group="P" index="5" pad="PB5"/>
<signal function="PORTB" group="P" index="6" pad="PB6"/>
<signal function="PORTB" group="P" index="7" pad="PB7"/>
</signals>
</instance>
<instance name="PORTC" caption="I/O Port">
<register-group name="PORTC" name-in-module="PORTC" offset="0x00" address-space="data"
caption="I/O Port"/>
<signals>
<signal function="PORTC" group="P" index="0" pad="PC0"/>
<signal function="PORTC" group="P" index="1" pad="PC1"/>
<signal function="PORTC" group="P" index="2" pad="PC2"/>
<signal function="PORTC" group="P" index="3" pad="PC3"/>
<signal function="PORTC" group="P" index="4" pad="PC4"/>
<signal function="PORTC" group="P" index="5" pad="PC5"/>
<signal function="PORTC" group="P" index="6" pad="PC6"/>
<signal function="PORTC" group="P" index="7" pad="PC7"/>
</signals>
</instance>
<instance name="PORTD" caption="I/O Port">
<register-group name="PORTD" name-in-module="PORTD" offset="0x00" address-space="data"
caption="I/O Port"/>
<signals>
<signal function="PORTD" group="P" index="0" pad="PD0"/>
<signal function="PORTD" group="P" index="1" pad="PD1"/>
<signal function="PORTD" group="P" index="2" pad="PD2"/>
<signal function="PORTD" group="P" index="3" pad="PD3"/>
<signal function="PORTD" group="P" index="4" pad="PD4"/>
<signal function="PORTD" group="P" index="5" pad="PD5"/>
<signal function="PORTD" group="P" index="6" pad="PD6"/>
<signal function="PORTD" group="P" index="7" pad="PD7"/>
</signals>
</instance>
<instance name="PORTE" caption="I/O Port">
<register-group name="PORTE" name-in-module="PORTE" offset="0x00" address-space="data"
caption="I/O Port"/>
<signals>
<signal function="PORTE" group="P" index="0" pad="PE0"/>
<signal function="PORTE" group="P" index="1" pad="PE1"/>
<signal function="PORTE" group="P" index="2" pad="PE2"/>
</signals>
</instance>
</module>
<module name="BOOT_LOAD">
@@ -1303,4 +1339,74 @@
</register-group>
</module>
</modules>
<pinouts>
<pinout name="SOIC32">
<pin pad="PD0" position="1"/>
<pin pad="PC0" position="2"/>
<pin pad="PE0" position="3"/>
<pin pad="PD1" position="4"/>
<pin pad="PD2" position="5"/>
<pin pad="PD3" position="6"/>
<pin pad="PC1" position="7"/>
<pin pad="VCC" position="8"/>
<pin pad="GND" position="9"/>
<pin pad="PC2" position="10"/>
<pin pad="PC3" position="11"/>
<pin pad="PB0" position="12"/>
<pin pad="PB1" position="13"/>
<pin pad="PE1" position="14"/>
<pin pad="PE2" position="15"/>
<pin pad="PD4" position="16"/>
<pin pad="PD5" position="17"/>
<pin pad="PD6" position="18"/>
<pin pad="PD7" position="19"/>
<pin pad="PB2" position="20"/>
<pin pad="PC4" position="21"/>
<pin pad="PC5" position="22"/>
<pin pad="AVCC" position="23"/>
<pin pad="AGND" position="24"/>
<pin pad="AREF" position="25"/>
<pin pad="PC6" position="26"/>
<pin pad="PB3" position="27"/>
<pin pad="PB4" position="28"/>
<pin pad="PC7" position="29"/>
<pin pad="PB5" position="30"/>
<pin pad="PB6" position="31"/>
<pin pad="PB7" position="32"/>
</pinout>
<pinout name="QFN32">
<pin pad="PD2" position="1"/>
<pin pad="PD3" position="2"/>
<pin pad="PC1" position="3"/>
<pin pad="VCC" position="4"/>
<pin pad="GND" position="5"/>
<pin pad="PC2" position="6"/>
<pin pad="PC3" position="7"/>
<pin pad="PB0" position="8"/>
<pin pad="PB1" position="9"/>
<pin pad="PE1" position="10"/>
<pin pad="PE2" position="11"/>
<pin pad="PD4" position="12"/>
<pin pad="PD5" position="13"/>
<pin pad="PD6" position="14"/>
<pin pad="PD7" position="15"/>
<pin pad="PB2" position="16"/>
<pin pad="PC4" position="17"/>
<pin pad="PC5" position="18"/>
<pin pad="AVCC" position="19"/>
<pin pad="AGND" position="20"/>
<pin pad="AREF" position="21"/>
<pin pad="PC6" position="22"/>
<pin pad="PB3" position="23"/>
<pin pad="PB4" position="24"/>
<pin pad="PC7" position="25"/>
<pin pad="PB5" position="26"/>
<pin pad="PB6" position="27"/>
<pin pad="PB7" position="28"/>
<pin pad="PD0" position="29"/>
<pin pad="PC0" position="30"/>
<pin pad="PE0" position="31"/>
<pin pad="PD1" position="32"/>
</pinout>
</pinouts>
</target-description-file>