doryan/BloomPatched
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
40859201e4ab633e792f10b5cda2d2a61c582047
BloomPatched/src/DebugServer/Gdb/CommandPackets
History
Nav 40859201e4 Target driver passthrough commands 
Added `pm` commands to manage the program mode of WCH targets
2024-12-15 17:32:58 +00:00
..
ActivateInsight.cpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
ActivateInsight.hpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
BloomVersion.cpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
BloomVersion.hpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
BloomVersionMachine.cpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
BloomVersionMachine.hpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
CommandPacket.cpp
Implemented disabling of GDB packet acknowledgement, and disabled it by default. The new packetAcknowledgement debug server config param can be used to keep it enabled.
2024-10-19 23:10:34 +01:00
CommandPacket.hpp
Refactored GDB server base class, making it a template class, allowing for much more flexibility for derived target-specific implementations
2024-10-25 22:22:25 +01:00
ContinueExecution.cpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
ContinueExecution.hpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
Detach.cpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
Detach.hpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
HelpMonitorInfo.cpp
Tweak to help text for GDB monitor commands
2024-08-29 21:21:38 +01:00
HelpMonitorInfo.hpp
Refactored GDB monitor help command handler
2024-08-26 21:33:51 +01:00
InterruptExecution.cpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
InterruptExecution.hpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
ListRegistersMonitor.cpp
Present register width as opposed to register byte size in new register access GDB monitor commands
2024-10-20 00:23:00 +01:00
ListRegistersMonitor.hpp
New mon lr GDB command, for listing target registers
2024-08-26 12:41:41 +01:00
Monitor.cpp
Target driver passthrough commands
2024-12-15 17:32:58 +00:00
Monitor.hpp
Replaced commandOptions member with commandArguments in the GDB Monitor command base class
2024-08-24 20:43:29 +01:00
ReadRegistersMonitor.cpp
Present register width as opposed to register byte size in new register access GDB monitor commands
2024-10-20 00:23:00 +01:00
ReadRegistersMonitor.hpp
New mon rr GDB command for reading target registers
2024-08-26 12:40:39 +01:00
ResetTarget.cpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
ResetTarget.hpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
StepExecution.cpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
StepExecution.hpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
SupportedFeaturesQuery.cpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
SupportedFeaturesQuery.hpp
Massive refactor to accommodate RISC-V targets
2024-07-23 21:14:22 +01:00
VContContinueExecution.cpp
Made VCont step/continue command handlers generic (non-target-specific)
2024-10-25 23:12:04 +01:00
VContContinueExecution.hpp
Made VCont step/continue command handlers generic (non-target-specific)
2024-10-25 23:12:04 +01:00
VContStepExecution.cpp
Made VCont step/continue command handlers generic (non-target-specific)
2024-10-25 23:12:04 +01:00
VContStepExecution.hpp
Made VCont step/continue command handlers generic (non-target-specific)
2024-10-25 23:12:04 +01:00
WriteRegisterMonitor.cpp
Present register width as opposed to register byte size in new register access GDB monitor commands
2024-10-20 00:23:00 +01:00
WriteRegisterMonitor.hpp
New wr GDB monitor command, for writing to target registers
2024-08-27 22:05:34 +01:00