Commit Graph

147 Commits

Author SHA1 Message Date
Nav
086d5e45b9 Improved performance of driver-side masked memory reads, within the AVR8 EDBG driver 2021-10-31 11:36:28 +00:00
Nav
d6aa2ec91a Const placement consistency 2021-10-31 11:36:28 +00:00
Nav
6edfb7376a Tidied structure of all classes within the entire code base
Also some other small bits of tidying
2021-10-31 11:36:28 +00:00
Nav
8f48d8be6d Corrected AVR8 family to physical interface mapping, to include UPDI for MEGA and TINY targets 2021-10-30 19:20:14 +01:00
Nav
8bb19a0874 Tidying 2021-10-04 23:42:58 +01:00
Nav
be34025af1 Implemented driver-side masked memory reading in EdbgAvr8Interface driver 2021-10-04 21:31:39 +01:00
Nav
df6b94b0de Tidying/consistency of includes 2021-10-02 17:39:33 +01:00
Nav
647b6bc3e1 Consistent config parameter case convention. Left the camel-case version for backwards compatibility. 2021-09-25 23:27:53 +01:00
Nav
619641a33e Clarified AVR8 EDBG driver exception messages 2021-09-25 20:12:53 +01:00
Nav
ebfd97eae8 Tidying 2021-09-21 21:21:57 +01:00
Nav
b5d6e8d88b Some tidying in the AVR8 EDBG driver 2021-09-02 21:33:38 +01:00
Nav
8c08493122 Comments for clarity on register extraction in AVR8 EDBG driver. 2021-08-31 19:45:49 +01:00
Nav
6907b79880 Flipped multi-byte AVR8 register values in AVR8 EDBG driver (AVR8 registers are stored LSB, so they needed to be flipped to MSB) 2021-08-31 19:45:05 +01:00
Nav
ff820d8983 Refined OCD data register address exclusion from memory reads, when reading register values in the AVR8 EDBG driver 2021-08-31 19:43:35 +01:00
Nav
9ac2b2617b Removed obsolete GP register extraction function from AVR8 EDBG driver 2021-08-31 19:40:30 +01:00
Nav
21f89df9ad Missing include and some tidying 2021-08-31 19:39:52 +01:00
Nav
9d9f429fba Dramatically improved speed of register reading in the AVR8 EDBG driver
This will accommodate Insight's eager loading of target registers via the new TargetRegistersSidePaneWidget
2021-08-30 22:30:35 +01:00
Nav
85fbf1ada4 Used more specific exception classes to allow the TC to handle device failure errors better 2021-08-15 01:47:48 +01:00
Nav
f4da255b75 Updated target register interface with more generic register access & manipulation functions 2021-08-07 17:28:54 +01:00
Nav
8a048311ac Target register tidying 2021-07-20 19:21:18 +01:00
Nav
d8f53e4f9f Moved AVR8 TDF data extraction into AVR8 TDF class. 2021-07-06 20:07:41 +01:00
Nav
8145708851 Corrected issue with JTAG/debugWire AVR8 parameters including mapped IO memory address offset 2021-07-04 00:29:43 +01:00
Nav
aa6395a002 Corrected issue with byte order expectations for target registers.
This was the cause for that issue with GDB using the incorrect memory addresses for local variables, after the PC and SP had been changed.
Also renamed SP start address parameter to make the byte order of the register clear.
2021-07-02 01:34:17 +01:00
Nav
9861c3652a Tidying 2021-07-01 23:52:15 +01:00
Nav
21bf197801 Tidying 2021-06-30 03:11:41 +01:00
Nav
403f3ca408 Corrected issue with UPDI register reading 2021-06-30 03:09:36 +01:00
Nav
fd541d0d4d Blocked use of ambiguous "avr8" target name in configuration file, for UPDI sessions. 2021-06-29 22:33:54 +01:00
Nav
8fd1781272 Clarified comment RE EDBG AVR8 target parameters 2021-06-28 15:24:42 +01:00
Nav
5859af7c45 Corrected target signature extraction via EDBG AVR8 protocol, for UPDI AVR8 targets 2021-06-27 20:10:00 +01:00
Nav
1971f0a89e Refactored AVR8 TDF loading
Refactored EDBG AVR8 target parameter uploading
Implemented UPDI parameter extraction (from TDF) and uploading to debug tool
Introduced supported physical interfaces in AVR8 TDFs
2021-06-27 20:09:15 +01:00
Nav
0931bc649f Decoupled AVR8 physical interface enum from EDBG protocol code 2021-06-26 04:30:01 +01:00
Nav
d365f6348b General tidying, addressing issues found by static analysis tool. 2021-06-22 23:52:31 +01:00
Nav
a550d2c3a1 Some tidying and more TDF corrections 2021-06-11 23:59:17 +01:00
Nav
3f1247ce74 Fixed issue with automatic config variant selection, where we were not properly handling XMEGA targets with the JTAG physical interface.
Also introduced new AVR8 families, for D series targets.
Also moved AVR family param outside of TargetParameters struct
2021-06-06 18:41:08 +01:00
Nav
08914372b9 Tidying 2021-05-31 00:03:57 +01:00
Nav
ce480a996c Removed all using declarations and directives from header files 2021-05-24 20:58:49 +01:00
Nav
cb9b532012 Enabled JTAG physical interface option, for the EDBG AVR8 interface 2021-05-02 15:54:54 +01:00
Nav
74457f66cd Tidying 2021-05-02 15:54:32 +01:00
Nav
40b681ddde Fixed typo in AVR8 target parameter and introduced "SPMCR" fallback value from part description 2021-05-02 15:54:23 +01:00
Nav
1cf5e943fd Converting 32 bit JTAG ID to Avr::TargetSignature instance 2021-05-02 15:46:54 +01:00
Nav
7112f90e70 Disabling breakAfterAttach function for JTAG sessions 2021-05-02 15:46:18 +01:00
Nav
2a6cce6681 Doubled CMSIS-DAP interface response timeout 2021-05-01 13:47:32 +01:00
Nav
9e7ca25762 Added default JTAG debug clock and JTAG daisy chain parameters 2021-04-27 22:11:17 +01:00
Nav
fae2a2af34 Corrected infinite recursion bug with EDBG Avr8 memory read implementation 2021-04-08 00:28:48 +01:00
Nav
71f312f925 Added NVM base address extraction for XMega AVR8 targets 2021-04-06 23:21:37 +01:00
Nav
7a28f93ee9 Tidying 2021-04-06 23:20:50 +01:00
Nav
a29c5e1fec Initial commit 2021-04-04 21:04:12 +01:00