11 Commits

Author	SHA1	Message	Date
Nav	dc87b92fb2	Tidying	2024-11-24 00:28:41 +00:00
Nav	d8131080ec	Implemented memory access via program buffer, in RISC-V debug translator ... - Support for multiple memory access strategies (abstract commands and program buffer) - Probing of memory access strategies - Included `preferredMemoryAccessStrategy` debug translator config param - Other bits of tidying in the RISC-V debug translator	2024-11-23 20:14:47 +00:00
Nav	e207440cd9	Renamed common header file	2024-11-18 21:11:54 +00:00
Nav	4147af618b	Move away from using const references of std::vector<unsigned char> for target memory buffers. Replaced with std::span<const unsigned char> (via TargetMemoryBufferSpan alias)	2024-11-16 21:49:49 +00:00
Nav	26f4f8f90e	Tidying	2024-11-16 20:06:55 +00:00
Nav	a65be393be	Tidying	2024-10-19 23:11:22 +01:00
Nav	248c51acc8	Renamed RiscVDebugInterface::clearAllBreakpoints() in preparation for separating HW breakpoints from SW breakpoints.	2024-10-07 20:02:39 +01:00
Nav	418db1df99	Added config struct for RISC-V debug translator implementation, and WCH debug tools. ... Also some tidying in the `DebugToolConfig` struct	2024-10-06 23:32:36 +01:00
Nav	ecd0f5b054	First pass at RISC-V hardware breakpoints (Trigger module)	2024-10-06 17:54:08 +01:00
Nav	ecf0bd8919	Added try member functions for RISC-V abstract commands and register access	2024-09-04 00:15:46 +01:00
Nav	6cdbfbe950	Massive refactor to accommodate RISC-V targets ... - Refactored entire codebase (excluding the Insight component) to accommodate multiple target architectures (no longer specific to AVR) - Deleted 'generate SVD' GDB monitor command - I will eventually move this functionality to the Bloom website - Added unit size property to address spaces - Many other changes which I couldn't be bothered to describe here	2024-07-23 21:14:22 +01:00