Nav
67e74a34b6
AVR8 TDF tidying and const correctness
2022-03-02 22:42:55 +00:00
Nav
3435d20a85
ISP parameter struct and TDF extraction
2022-03-02 22:42:28 +00:00
Nav
5309c1117f
Added new exception class for debug wire physical interface errors - to be handled with a DWEN fuse check
2022-03-02 00:57:41 +00:00
Nav
52533e2878
Moved AVR8 physicalInterface config extraction out of EDBG driver
2022-03-01 22:40:00 +00:00
Nav
8b6ee9f100
Tidying
2022-02-27 20:44:01 +00:00
Nav
f28ec0f162
Renamed Avr8Interface class to Avr8DebugInterface, in preparation for an AVR8 programming interface class
2022-02-15 13:14:03 +00:00
Nav
53a3c815d7
Removed using namespace directive for class member function definitions in source files
2022-02-05 15:32:08 +00:00
Nav
7c08a37d82
Renamed ApplicationConfig to ProjectConfig
2022-01-02 21:24:23 +00:00
Nav
cacd81b1dc
Tidying
2021-12-25 21:22:29 +00:00
Nav
6f364a7009
Added support for excluding address ranges from read memory events
2021-12-25 20:57:03 +00:00
Nav
a0ef9051ba
Corrected end address in AVR8 memory descriptors
2021-12-24 14:33:34 +00:00
Nav
cd0f2428ef
Separate routine for fetching the current stack pointer
2021-11-11 19:03:23 +00:00
Nav
cd63dd5035
Tidying
2021-11-07 20:35:36 +00:00
Nav
b01d1ea1ed
EEPROM memory descriptor for AVR8 targets
2021-11-05 23:44:15 +00:00
Nav
49cb5da872
Corrected memory descriptor address range for internal RAM on AVR8 targets
2021-10-31 11:36:28 +00:00
Nav
59fcb9c211
Loading TargetMemoryDescriptor for AVR8 targets
2021-10-31 11:36:28 +00:00
Nav
356c06f4f3
Tidying lambdas
2021-10-31 11:36:28 +00:00
Nav
6edfb7376a
Tidied structure of all classes within the entire code base
...
Also some other small bits of tidying
2021-10-31 11:36:28 +00:00
Nav
508acf1c56
Tidying/consistency in lambda definitions
2021-10-03 02:03:54 +01:00
Nav
df6b94b0de
Tidying/consistency of includes
2021-10-02 17:39:33 +01:00
Nav
ebfd97eae8
Tidying
2021-09-21 21:21:57 +01:00
Nav
39c95857e5
Replaced TargetIoPortsUpdated event with RegistersWrittenToTarget event
2021-09-12 23:28:16 +01:00
Nav
dca5b362b3
Created new register type for port registers
2021-09-12 23:26:56 +01:00
Nav
ab3d918815
Speciy memory type in target register descriptor
2021-09-11 18:52:39 +01:00
Nav
1bc881e9ae
Included variant ID in target pin descriptor
2021-09-04 17:58:05 +01:00
Nav
d79977317d
Honouring read/write flags in AVR8 TDFs
2021-08-30 22:32:40 +01:00
Nav
df1f3958c0
Ignoring AVR8 registers that are not in the data address space
2021-08-30 22:31:44 +01:00
Nav
3b458bd12d
Use std::set instead of std::vector for TargetRegisterDescriptors
2021-08-30 22:23:27 +01:00
Nav
a52d2271b3
Corrected register group extraction from AVR8 TDFs
2021-08-27 23:51:21 +01:00
Nav
ae1b0c000d
Tidying
2021-08-22 20:58:54 +01:00
Nav
30ae552211
Removed obsolete class and tidied CMakeLists file
2021-08-08 13:59:22 +01:00
Nav
9e29c3b19a
Removed target register descriptor ID
2021-08-07 18:09:12 +01:00
Nav
f4da255b75
Updated target register interface with more generic register access & manipulation functions
2021-08-07 17:28:54 +01:00
Nav
d709c8aac9
Retrieving AVR8 target registers and including them in the TargetDescriptor
2021-08-07 17:15:48 +01:00
Nav
dccf77fdb0
Fixed bug with AVR8 target variant extraction from TDFs
2021-07-17 23:32:29 +01:00
Nav
41c98bc5ba
Fixed bug with AVR8 output pin manipulation where GPIO CLEAR registers were not being set correctly.
...
When the GPIO CLEAR register is not the same as the SET register, there is
no need to read the value before setting the appropriate bit on the
CLEAR register. We were reading the value and *then* setting the
appropriate bit. The value we were reading had previous bits set (from previous
clear operations, I suspect), which we were not clearing (before
setting the appropriate bits). This was resulting in other GPIO pins
on the same PORT being cleared unexpectedly. Doh!
2021-07-17 01:57:13 +01:00
Nav
d8f53e4f9f
Moved AVR8 TDF data extraction into AVR8 TDF class.
2021-07-06 20:07:41 +01:00
Nav
8145708851
Corrected issue with JTAG/debugWire AVR8 parameters including mapped IO memory address offset
2021-07-04 00:29:43 +01:00
Nav
aa6395a002
Corrected issue with byte order expectations for target registers.
...
This was the cause for that issue with GDB using the incorrect memory addresses for local variables, after the PC and SP had been changed.
Also renamed SP start address parameter to make the byte order of the register clear.
2021-07-02 01:34:17 +01:00
Nav
21bf197801
Tidying
2021-06-30 03:11:41 +01:00
Nav
e1962ba61a
Included CPU register offset in stack pointer and status register addresses
2021-06-30 03:10:16 +01:00
Nav
18ba67534a
Removed unused UPDI target params
2021-06-28 22:00:02 +01:00
Nav
cfd8326b6e
Corrected bug with FUSES memory segment extraction from AVR8 TDFs
2021-06-28 21:59:47 +01:00
Nav
419fcbb2f0
Tidying
2021-06-27 21:33:08 +01:00
Nav
1971f0a89e
Refactored AVR8 TDF loading
...
Refactored EDBG AVR8 target parameter uploading
Implemented UPDI parameter extraction (from TDF) and uploading to debug tool
Introduced supported physical interfaces in AVR8 TDFs
2021-06-27 20:09:15 +01:00
Nav
0931bc649f
Decoupled AVR8 physical interface enum from EDBG protocol code
2021-06-26 04:30:01 +01:00
Nav
1f7907699f
Sending target parameters to the debug tool before activation, for AVR8 targets
2021-06-26 03:46:37 +01:00
Nav
e7c026bd7a
Corrected integer conversion in target parameter extraction routine.
2021-06-26 03:45:00 +01:00
Nav
656e48ca6d
Added VDD pin identification for AVR8 targets
2021-06-26 03:43:50 +01:00
Nav
d365f6348b
General tidying, addressing issues found by static analysis tool.
2021-06-22 23:52:31 +01:00
