Nav
|
cbfbd9f4b8
|
Applied debug-interface-specific access restrictions for memory and registers
|
2024-12-07 16:43:16 +00:00 |
|
Nav
|
33ed399337
|
WCH RISC-V software breakpoints, and a few other bits of refactoring/tidying
|
2024-12-05 23:09:01 +00:00 |
|
Nav
|
966244a01a
|
Tidying
|
2024-11-29 01:53:01 +00:00 |
|
Nav
|
8e86cfb152
|
Tidying
|
2024-11-28 21:49:03 +00:00 |
|
Nav
|
899cbc92c4
|
Made default value of reserveSteppingBreakpoint target config param vary across targets
|
2024-11-24 19:33:28 +00:00 |
|
Nav
|
7c647caa67
|
Refactored WCH-Link/RISC-V implementation to accommodate SW breakpoints and reduce complexity
|
2024-11-24 19:32:00 +00:00 |
|
Nav
|
4147af618b
|
Move away from using const references of std::vector<unsigned char> for target memory buffers. Replaced with std::span<const unsigned char> (via TargetMemoryBufferSpan alias)
|
2024-11-16 21:49:49 +00:00 |
|
Nav
|
eebba986b5
|
RISC-V GDB server
|
2024-11-16 20:43:22 +00:00 |
|
Nav
|
07283a2dc7
|
Flash programming support for WCH-LinkE tool
|
2024-11-16 20:05:26 +00:00 |
|
Nav
|
de02bf318c
|
Corrected HW breakpoint count bug in WchRiscV target
|
2024-11-06 20:06:55 +00:00 |
|
Nav
|
52171734d8
|
New WchRiscV target class
|
2024-10-12 23:16:16 +01:00 |
|