Nav
e1831f3bbf
Tidying
2025-01-05 18:29:08 +00:00
Nav
020d174a2d
Automatic switching form PIC mode to EDBG (AVR) mode, for MPLAB Snap and PICkit 4 tools.
2024-12-30 15:41:52 +00:00
Nav
7535267a3b
Renamed WCH-LinkE debug tool config value
2024-12-29 21:59:16 +00:00
Nav
a0631c21e6
Tidying WCH-LinkE IAP exit code
2024-12-29 04:41:36 +00:00
Nav
ab49d10bef
Tidying
2024-12-29 04:03:07 +00:00
Nav
43bbd59c9e
New TDF for WCH RISC-V CH32V003
2024-12-29 03:51:34 +00:00
Nav
dfb1cd3e51
Corrections to CH32X035 TDF
2024-12-29 03:50:58 +00:00
Nav
b427e37a17
Fixed dangling reference bug in WCH-Link driver
2024-12-29 03:50:30 +00:00
Nav
ca7eea9746
Renaming AVR8 dir/namespace in TDF validation scripts
2024-12-28 01:33:40 +00:00
Nav
b214f76a32
RISC-V TDF Validation
2024-12-28 01:28:06 +00:00
Nav
184d1c4465
WCH RISC-V SWD physical interface TDF signal validation
2024-12-28 01:25:47 +00:00
Nav
dbd2b87ebc
TDF for the WCH RISC-V CH32X035
2024-12-28 01:07:30 +00:00
Nav
4dc019e915
Moved RISC-V CSR and GPR address spaces to TDF.
...
Some other bits of refactoring/tidying
2024-12-27 03:41:39 +00:00
Nav
00c4cee6c2
Added address space unit size to MemorySegment and MemorySegmentSection
...
Some recfactoring
2024-12-27 03:40:19 +00:00
Nav
7aeb2ddf08
Tidying
2024-12-24 20:11:47 +00:00
Nav
fd45bad970
Deleted debug server documentation as I don't have time to maintain it.
2024-12-24 20:11:32 +00:00
Nav
674b11575d
Tidying
2024-12-24 19:58:48 +00:00
Nav
c288e0e838
Reused CPU peripheral for GPRs in AVR8 driver
2024-12-24 19:58:22 +00:00
Nav
9b60bb5682
Updated memory segment access values for AVR flash segments
2024-12-24 19:38:04 +00:00
Nav
7fe5b88dd8
Refactored Insight GUI to accommodate the many changes made to Bloom's internals
...
Also lots of tidying.
2024-12-24 18:27:59 +00:00
Nav
28e0a6d9e4
Renaming and other tidying
2024-12-21 13:51:00 +00:00
Nav
bcdae97638
Restricted memory access member function to system address space, in RISC-V debug translator
2024-12-21 02:11:13 +00:00
Nav
79b7457c89
GPIO pad state access and manipulation for WCH RISC-V targets
2024-12-21 02:10:31 +00:00
Nav
db05a97215
Fixed process name change regression
2024-12-20 13:21:22 +00:00
Nav
37bc1b9ac9
Tidying
2024-12-19 23:48:16 +00:00
Nav
e50bd931bd
Renamed bloom process from "Bloom" to "bloom"
2024-12-19 23:48:10 +00:00
Nav
d485263c6d
Enabled memory inspection for boot segment of WCH RISC-V targets
2024-12-19 23:47:24 +00:00
Nav
c8f02080b6
Tidying
2024-12-18 01:19:21 +00:00
Nav
a05b0450ab
Tidying up register access GDB monitor commands
2024-12-18 01:12:48 +00:00
Nav
ef19ffe996
New wrb GDB monitor command, for writing to individual bit fields of target registers
2024-12-18 01:11:41 +00:00
Nav
b7aea71327
Fixed stale program counter bug
2024-12-16 21:38:30 +00:00
Nav
36abea6ce1
Tidying
2024-12-16 21:38:09 +00:00
Nav
9486cc0163
Help text for target driver passthrough commands
2024-12-16 21:37:24 +00:00
Nav
6873b2f53a
Tidying
2024-12-15 17:34:11 +00:00
Nav
40859201e4
Target driver passthrough commands
...
Added `pm` commands to manage the program mode of WCH targets
2024-12-15 17:32:58 +00:00
Nav
1392cda74f
Adding boot/user mode switching functionality for WCH RISC-V targets
2024-12-15 02:47:39 +00:00
Nav
4ff7c76621
New DynamicRegisterValue for inspecting and manipulating register bit fields, via bit field descriptors
2024-12-15 00:40:54 +00:00
Nav
6dd8f0453e
Block memory writes to read-only selected program memory segments
2024-12-15 00:33:48 +00:00
Nav
9e5d69dee4
Tidying
2024-12-14 16:17:54 +00:00
Nav
48a7ae5dd0
Passed target state to GDB command handlers, and removed unnecessary PC read
2024-12-14 16:17:02 +00:00
Nav
87ffc10306
Tidying
2024-12-14 02:10:02 +00:00
Nav
2580cecb26
Handle mapped program memory segment aliasing properly, on WCH RISC-V targets
...
- Added `program_segment_key` target config param, to allow the user to specify the desired program memory segment
- Added the ability to resolve the currently aliased segment, by means of probing the mapped segment
- Added program counter transformation, when the mapped segment is aliasing a foreign segment
- Other bites of tidying
2024-12-14 02:09:25 +00:00
Nav
b5ffca6753
Acknowledge and reinitialise debug register on unexpected target reset, in RISC-V translator
2024-12-14 02:03:58 +00:00
Nav
00919e4057
WCH-Link erase command doesn't erase the whole chip, as initially thought. It only erases the program memory segment.
...
The boot segment appears to be left untouched.
2024-12-13 22:48:20 +00:00
Nav
a971e92a58
Tidying
2024-12-08 23:33:39 +00:00
Nav
c15eba5ca9
Seg fault bug fix
2024-12-08 23:33:14 +00:00
Nav
3afcb65f31
Automatically exit IAP mode on WCH-Link tools
2024-12-08 23:33:07 +00:00
Nav
1477719264
Tidying
2024-12-07 16:48:06 +00:00
Nav
cbfbd9f4b8
Applied debug-interface-specific access restrictions for memory and registers
2024-12-07 16:43:16 +00:00
Nav
289919f330
Tidying
2024-12-05 23:11:31 +00:00
