Nav
|
2b5b2406b1
|
Added PORT register check in TDF validation script
|
2021-06-14 22:23:20 +01:00 |
|
Nav
|
38fcbe1632
|
Refined AVR8 TDF port peripheral module validation
|
2021-06-12 01:44:00 +01:00 |
|
Nav
|
b119ee8c4b
|
Added additional TDF validation for pinouts and pin counts
|
2021-06-09 22:50:32 +01:00 |
|
Nav
|
23b54eb7c3
|
Added PORT peripheral validation for AVR8 TDFs
|
2021-06-08 00:31:15 +01:00 |
|
Nav
|
b9d286eb43
|
AVR8 signature extraction and validation (from TDFs)
|
2021-06-07 00:15:25 +01:00 |
|
Nav
|
3f1247ce74
|
Fixed issue with automatic config variant selection, where we were not properly handling XMEGA targets with the JTAG physical interface.
Also introduced new AVR8 families, for D series targets.
Also moved AVR family param outside of TargetParameters struct
|
2021-06-06 18:41:08 +01:00 |
|
Nav
|
e9929927cb
|
Updated lookup for OSCCAL_ADDR value from TDFs.
Included OSCCAL0, OSCCAL1, FOSCCAL0, SOSCCALA register lookups
|
2021-06-06 00:43:18 +01:00 |
|
Nav
|
b78fef4efe
|
Adjusted TDF validation scripts to properly handle targets that support numerous physical interfaces (for debugging)
|
2021-06-06 00:18:20 +01:00 |
|
Nav
|
0309f4c604
|
Refactored EEPROM TDF memory segment lookup and included a fallback
for cases where the eeprom segment is located in the data address space,
as opposed to a dedicated address space for eeprom memory.
|
2021-06-05 23:52:00 +01:00 |
|
Nav
|
0c1549c1d2
|
Included check for flash memory segments with name "PROGMEM", for the new AVR8 TDFs
|
2021-06-05 23:51:49 +01:00 |
|
Nav
|
02446116df
|
Tidying
|
2021-06-05 22:47:04 +01:00 |
|
Nav
|
b1ac652a7f
|
Added derivation of TDF base class, for AVR8 targets.
Includes initialisation and validation code.
|
2021-06-05 22:41:12 +01:00 |
|