doryan/BloomPatched
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Tidying

Browse Source
This commit is contained in:
Nav
2023-11-25 23:18:50 +00:00
parent d88b828bad
commit ddcb122137
2 changed files with 4 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/Targets/RiscV/RiscV.cpp
View File

@@ -249,7 +249,7 @@ namespace Targets::RiscV
}
TargetRegisters RiscV::readRegisters(const Targets::TargetRegisterDescriptorIds& descriptorIds) {
TargetRegisters RiscV::readRegisters(const TargetRegisterDescriptorIds& descriptorIds) {
auto output = TargetRegisters();
for (const auto& descriptorId : descriptorIds) {
@@ -291,7 +291,7 @@ namespace Targets::RiscV
TargetMemoryType memoryType,
TargetMemoryAddress startAddress,
TargetMemorySize bytes,
const std::set<Targets::TargetMemoryAddressRange>& excludedAddressRanges
const std::set<TargetMemoryAddressRange>& excludedAddressRanges
) {
// TODO: excluded addresses

4
src/Targets/RiscV/RiscV.hpp
View File

@@ -62,14 +62,14 @@ namespace Targets::RiscV
void removeHardwareBreakpoint(TargetMemoryAddress address) override;
void clearAllBreakpoints() override;
TargetRegisters readRegisters(const Targets::TargetRegisterDescriptorIds& descriptorIds) override;
TargetRegisters readRegisters(const TargetRegisterDescriptorIds& descriptorIds) override;
void writeRegisters(const TargetRegisters& registers) override;
TargetMemoryBuffer readMemory(
TargetMemoryType memoryType,
TargetMemoryAddress startAddress,
TargetMemorySize bytes,
const std::set<Targets::TargetMemoryAddressRange>& excludedAddressRanges = {}
const std::set<TargetMemoryAddressRange>& excludedAddressRanges = {}
) override;
void writeMemory(
TargetMemoryType memoryType,