Massive refactor to accommodate RISC-V targets
- Refactored entire codebase (excluding the Insight component) to accommodate multiple target architectures (no longer specific to AVR) - Deleted 'generate SVD' GDB monitor command - I will eventually move this functionality to the Bloom website - Added unit size property to address spaces - Many other changes which I couldn't be bothered to describe here
This commit is contained in:
24
src/Targets/TargetVariantDescriptor.hpp
Normal file
24
src/Targets/TargetVariantDescriptor.hpp
Normal file
@@ -0,0 +1,24 @@
|
||||
#pragma once
|
||||
|
||||
#include <string>
|
||||
|
||||
namespace Targets
|
||||
{
|
||||
struct TargetVariantDescriptor
|
||||
{
|
||||
public:
|
||||
std::string name;
|
||||
std::string pinoutKey;
|
||||
|
||||
TargetVariantDescriptor(
|
||||
const std::string& name,
|
||||
const std::string& pinoutKey
|
||||
);
|
||||
|
||||
TargetVariantDescriptor(const TargetVariantDescriptor& other) = delete;
|
||||
TargetVariantDescriptor& operator = (const TargetVariantDescriptor& other) = delete;
|
||||
|
||||
TargetVariantDescriptor(TargetVariantDescriptor&& other) noexcept = default;
|
||||
TargetVariantDescriptor& operator = (TargetVariantDescriptor&& other) noexcept = default;
|
||||
};
|
||||
}
|
||||
Reference in New Issue
Block a user