RISC-V register access

This commit is contained in:
Nav
2023-11-23 16:32:53 +00:00
parent 522187382a
commit 257c316369
5 changed files with 144 additions and 0 deletions

View File

@@ -8,6 +8,7 @@
#include "src/DebugToolDrivers/TargetInterfaces/RiscV/RiscVDebugInterface.hpp"
#include "src/Targets/RiscV/RiscVGeneric.hpp"
#include "src/Targets/RiscV/DebugModule/DebugModule.hpp"
#include "src/Targets/RiscV/DebugModule/Registers/ControlRegister.hpp"
#include "src/Targets/RiscV/DebugModule/Registers/StatusRegister.hpp"
@@ -104,6 +105,10 @@ namespace Targets::RiscV
DebugModule::Registers::AbstractControlStatusRegister readDebugModuleAbstractControlStatusRegister();
RegisterValue readRegister(Registers::RegisterNumber number);
void writeRegister(Registers::RegisterNumber number, RegisterValue value);
void writeDebugModuleControlRegister(const DebugModule::Registers::ControlRegister &controlRegister);
void executeAbstractCommand(const DebugModule::Registers::AbstractCommandRegister& abstractCommandRegister);
};